


# Low Duty LCD Segment Driver

# **BU9795BGUW**

# MAX 124 Segments (SEG31×COM4)

### General Description



(Note 1) Insert Capacitors between VDD and VSS


Internal Oscillator Circuit Mode

Figure 1. Typical Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays.

# Datasheet

# Block Diagrams / Pin Configurations / Pin Description



Software Reset is

www.rohm.com © 2016 ROHM Co., Ltd. All rights reserved. TSZ22111 · 15 · 001

# Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remark
Power Supply Voltage1	VDD	-0.5 to +7.0	V	Power Supply
Power Supply Voltage2	VLCD	-0.5 to VDD	V	LCD Drive Voltage
Power Dissipation	Pd	0.27 <sup>(Note 1)</sup>	W	
Input Voltage Range	V <sub>IN</sub>	-0.5 to VDD+0.5	V	
Operating Temperature Range	Topr	-40 to +85	°C	
Storage Temperature Range	Tstg	-55 to +125	°C	

(Note 1) Derate by 2.7mW/°C when exceeding above Ta=25°C (when mounted in ROHM's standard board). Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC ins o ated absolute maximum ratings.

Caution2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of t properties of the chip. In case of exceeding this absolute maximum rating, design a PCB boards with power dissipation taken into consideration by increase hg board size and copper area so as not to exceed the maximum junction temperature rating.

# **Recommended Operating Conditions** (Ta=-40°C to +85°C, VSS=0V)

Deverseden	Symbol		Ratings		Unit Remark
Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage1	VDD	2.5	-	5.5	V Power Supply
Power Supply Voltage2	VLCD	0	-	VDD-2.4	V KCD Drive Voltage, VDD-VLCD ≥ 2.4V

# **Electrical Characteristics**

DC Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol		Limit		Unit	Conditions
	Cymbol	Min	Тур	Max	<b>U</b> , at	
"H" Level Input Voltage	VIH	0.7VDD	-	VDD	V	SD, SCL, CSB, INHb, OSCIN
"L" Level Input Voltage	VIL	VSS	-	0.3VDD	V	SD, SCL, CSB, INHb, OSCIN
"H" Level Input Current	Iн		-	1	μA	SD, SCL, CSB, INHb, OSCIN <sup>(Note 2)</sup> , TEST
"L" Level Input Current	lu_	-1	-	-	μA	SD, SCL, CSB, INHb, OSCIN <sup>(Note 2)</sup> , TEST
LCD Driver SEG	R <sub>ON</sub>		3.5	-	kΩ	
ON-Resistance COM	RON	-	3.5	-	kΩ	lload=±10μA
VLCD Supply Voltage	VLCD	0	-	VDD -2.4	V	$VDD-VLCD \ge 2.4V$
Standby Current	Ist	-	-	5	μΑ	Display off, Oscillator off
Power Consumption 1	I <sub>DD1</sub>	-	12.5	30	μΑ	VDD=3.3V, VLCD=0V, Ta=25°C, Power save mode1, FR=70Hz, 1/3 bias, Frame inverse
Power Consumption 2	I <sub>DD2</sub>	-	20	40	μΑ	V <sub>DD</sub> =3.3V, VLCD=0V, Ta=25°C, Normal mode, FR=80Hz, 1/3 bias, Line inverse

(Note 2) For External clock mode only

# **Electrical Characteristics – continued**

Oscillation Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol		Limits		- Unit	Conditions
Farameter	Symbol	Min	Тур	Max		Conditions
Frame Frequency1	f <sub>CLK1</sub>	56	80	104	Hz	FR = 80Hz setting, VDD=2.5V to 5.5V, Ta=-40°C to +85°C
Frame Frequency2	f <sub>CLK2</sub>	70	80	90	Hz	FR = 80Hz setting, VDD=3.3V, Ta=25°C
Frame Frequency3	f <sub>CLK3</sub>	77.5	87.5	97.5	Hz	FR = 80Hz setting, VDD=5.0V, Ta=25°C
Frame Frequency4	f <sub>CLK4</sub>	67.5	87.5	108	Hz	FR = 80Hz setting, VDD=5.0V, Ta=-40°C to +85°C
External Clock Rise Time	tr	-	-	0.3	μs	
External Clock Fall Time	tf	-	-	0.3	μs	External clock mode (OSCIN) (Note)
External Frequency	f <sub>EXCLK</sub>	15	-	300	kHz	External clock mode (OSCIN)
External Clock Duty	t <sub>DTY</sub>	30	50	70	%	
(Noto) < Framo froquency calcul	ation at Extorn	al clock mode				


(Note) <Frame frequency calculation at External clock mode>

DISCTL 320Hz setting: Frame frequency [Hz] = External clock [Hz] / 128 DISCTL 284Hz setting: Frame frequency [Hz] = External clock [Hz] / 144 DISCTL 213Hz setting: Frame frequency [Hz] = External clock [Hz] / 192 DISCTL 160Hz setting: Frame frequency [Hz] = External clock [Hz] / 256 DISCTL 80Hz setting: Frame frequency [Hz] = External clock [Hz] / 512 

 DISCTL
 71Hz setting: Frame frequency [Hz] = External clock [Hz] / 576

 DISCTL
 64Hz setting: Frame frequency [Hz] = External clock [Hz] / 648

 DISCTL 53Hz setting: Frame frequency [Hz] = External clock [Hz] / 768



# **Electrical Characteristics – continued**

MPU Interface Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Sumbol		Limit		Unit	Conditions
Falameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Rise Time	tr	-	-	80	ns	
Input Fall Time	tf	-	-	80	ns	
SCL Cycle Time	t <sub>scyc</sub>	400	-	-	ns	
"H" SCL Pulse Width	t <sub>SHW</sub>	100	-	-	ns	
"L" SCL Pulse Width	t <sub>SLW</sub>	100	-	-	ns	
SD Setup Time	t <sub>SDS</sub>	20	-	-	ns	
SD Hold Time	t <sub>SDH</sub>	50	-	-	ns	
CSB Setup Time	tcss	50	-	-	ns	
CSB Hold Time	t <sub>CSH</sub>	50	-	-	ns	
"H" CSB Pulse Width	t <sub>CHW</sub>	50	-	-	ns	






Figure 5. Interface Timing

# I/O Equivalent Circuit





# **Application Example**



# **Function Descriptions**

1.Command and Data Transfer Method


1.1 3-SPI (3wire Serial Interface)

BU9795BGUW is controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H", and CSB="L" makes SD and SCL input enable. The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data, followed by D6 to D0 during CSB ="L".


(Internal data is latched at the rising edge of SCL, it is converted to 8bits parallel data at the falling edge of 8th CLK.)




Once it becomes Display Data transfer condition, it will not be back to command input condition even if D/C=1. So if you want to send command data again, set  $CSB="L" \rightarrow "H"$ .

(CSB "L" $\rightarrow$ "H" will cancel data transfer condition)

Command transfer is done by 8bits unit, so if  $CSB="L" \rightarrow "H"$  with less than 8bits data transfer, command will be cancelled. It will be able to transfer command with CSB="L" again.



- 1. Command and Data Transfer Method continued
- 1.3 Write Display Data and transfer method BU9795BGUW has Display Data RAM (DDRAM) of 31×4=124bit.
  As SEG0, SEG1, SEG33, SEG34 are not output, these address will be dummy address.
  The relationship between data input and Display Data, DDRAM data and address are as follows.





# Function Descriptions - continued

### 2. OSCILLATOR

3. LCD Driver Bias Circuit

4. Blink Timing Generator

5.Reset (Initial) Condition

(1) Display is OFF.

**Command / Function List** 

No.

1

2

3

5

Table of Functions Description

Mode Set (MODESET)

Address Set (ADSET)

Set IC Operation (ICSET)


All Pixel Control (APCTL)

Blink Control (BLKCTI

There are two kinds of clock for logic and analog circuit; from internal oscillator circuit or external clock input. If internal oscillator circuit will be used, OSCIN must be connected to VSS.

When you use external clock, execute ICSET command and connect OSCIN to external clock.





Set IC Operation

Set Blink Mode

Set All Pixels ON/OFF Display

# **Detailed Command Description**

D7 (MSB) is bit for command or data judgment. Refer to Command and data transfer method.

- C: 0: Next byte is RAM Write data.
  - 1 : Next byte is command.

### 1.Mode Set (MODE SET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	1	0	*	P3	P2	*	*

: Don't care)

Set Display on and off

Setting	P3	Reset initial condition
Display off (DISPOFF)	0	0
Display on (DISPON)	1	-

Display off : Regardless of DDRAM data, all Segment and Common output will be stopped after 1 frame of data write. Display off mode will be finished by Display on.

Display on : Segment and Common output will be active and start to read the Display Data from DDRAM.

(Note) When Display on/off is controlled by INHb terminal, it is not synchronized with display fram

Set bias level

Setting	P2	Reset initial condition	
1/3 Bias	0	0	
1/2 Bias	1	-	
Defer to I CD driving way of arm/	Evomplo	of SEC and COM output way	oform by

Refer to LCD driving waveform(Example of SEG and COM output waveform by Bias level setting.).

### 2.Address Set (ADSET)

MSB							LSB	
D7	D6	D5	D4	D3	D2	Q1	D0	
С	0	0	P4	P3	P2	P1	P0	

Address data is specified in P[4:0] and P2 (ICSET command) as follows.

	MSB			LSB
Internal register	Address [5]	Address [4]	• • •	Address [0]
Bit of each command	ICSET [P2]	ADSET [P4]	• • •	ADSET [P0]

The address is 00h in reset condition. The valid address is 00h to 22h. Another address is invalid, (otherwise address will be set to 00h.)

The ICSET command is only to define the register setting ("0" or "1") of MSB of the address and does not set the address. Address counter will be set only when ADSET command is executed. When ICSET[P2] is set, the previous state is maintained until ICSET command is executed again or when Software Reset is executed.

# **Detailed Command Description – continued**

COMMAND	ADSET"00010"	RAM Write X R/	AM Write X RAI	M Write			RAM Write	γ	DISC		M Write X RAM	Write	RAM Write
Internal Signal		Λ	<u></u>					Λ					
ICSET P2													
Internal Signal Address	000010	000011	000100	<u></u>	100010	000000	000001	000010			000011	000100	000101
	$\uparrow$				$\bigwedge$			1		Î			
P	et address by ADSE 2(ICSET command)	is referd to se									etting ADSET		
A	ddress will be set "0	00010", becau									previous addr vrite RAM dat		ained addres
			add	en RAM data i dress will be ind	crement autor	naticaly.							
				en write at 22h uren to 00h aut		dress will be		The follo	wing addre:	ss that writ	te at the end is	s maintainec	
CSB									-				
			V										
COMMAND	XADSET"11111"XF	AM Write X RA	M Write X RAN	// Write			RAM Write	Χ	ADSET"0	DODOT RAM	1 Write X RAM	Write	RAM Write
Internal Signal ICSET P2													
Internal Signal Address	011111	100000	100001	100010	000000	000001	000010	000011		000000	000001	000010	000011
··· ··· .	^		\		·/			$\uparrow$				·	
	et address by ADSE 2(ICSET command)		address.							lew addres	ss will be set t	by ADSET of	ommand.
	ddress will be set "0"			)="0".									
					data is contir I be increment			The follow	wing addres	s that write	e at the end is	s maintained	
				audress will	i be increment								
				When write	at 22h addres	ss, address v	will be						
				When write returen to 0	at 22h addres 0h automatica	ss, address v aly.	will be						
				When write returen to 0	at 22h addres 0h automatica	ss, address v aly.	wi <b>ll</b> be						
				When write returen to 0	at 22h addres 0h automatica	ss, address v aly.	wîli be						
CSB				When write returen to 0	at 22h addres 0h automatica	ss, address v aly.	will be						
		95ET*00000*/ RA	M Write X RAN	When write returen to 0	at 22h addres 0h automatica	ss, address v aly.	RAM Write		ADSETTO	0000°X FAM	1 Write X RAM	Write ····	RAM Write
CSB	CSET P2=1 XAD	SET'00000' RA	M Write X RAM	returen to 0	at 22h addres 0h automatica	ss, address v aly.			ADSETTO	0000°X RAM	I Write X RAM	Write	RAM Write
CSB	CSET P2=1 XAD	ISET'0000"X RA	M Write RAM	returen to 0	at 22h addres Oh automatica	ss, address v aly.			ADSETTO	0000 <sup>°</sup> X Ram	Write X RAM	Write	RAM Write
CSB	CSET P2=1 XAD	SET'00000' AA	M Write RAM	returen to 0	at 22h addres Oh automatica	ss, address v ily.			 XADSETO	0000 <sup>-</sup> X RAM	1 Write X RAM	Write	RAM Write
CSB COMMAND Internal Signal ICSET P2 Internal Signal			100001	A Write	Oh automatica	aly.	RAM Write	y y ↓	\ XADSETO		^		
CSB COMMAND Internal Signal ICSET P2 Internal Signal	Set P2	100000	100001 DSET comma and) is referd 1	M Write	0h automatica	aly.	RAM Write	∑ X ↓	 ↓ New ac	100000	100001	100010 SET commar	000000 id.
CSB COMMAND Internal Signal ICSET P2 Internal Signal	Set P2	100000	100001 DSET comma and) is referd 1	Write	0h automatica	aly.	RAM Write	y	New ac Address (P2(ICS	100000 Idress will b s will be se SET) will m	be set by ADS ti "100001", b aintain the pre	100010 SET commar ecause P2(I	ud. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be	Set P2="1" by ICSE	A 100000	100001 DSET comma and) is referd 1	A Write 100010 Ind. Set address pedause P2(IC When RAM	0h automatica 000000 SET)="1". data is contin	000001	RAM Write 000010		New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS tr "100000", b aintain the pre and input.	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be	Set P2	A 100000	100001 DSET comma and) is referd 1	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	Oh automatica 000000 SET)=11. data is contri be increment at 22h addres	000001			New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS ti "100001", b aintain the pre	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal Internal Signal Address	Set P2="1" by ICSE	A 100000	100001 DSET comma and) is referd 1	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	0h automatica 000000 000000 6ET)=1". data is contin be increment	000001			New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS tr "100000", b aintain the pre and input.	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be	Set P2="1" by ICSE	A 100000	100001 DSET comma and) is referd 1	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	Oh automatica 000000 SET)=11. data is contri be increment at 22h addres	000001			New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS tr "100000", b aintain the pre and input.	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET)	Set P2="1" by ICSE	A 100000	100001 DSET comma and) is referd 1	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	Oh automatica 000000 SET)=11. data is contri be increment at 22h addres	000001			New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS tr "100000", b aintain the pre and input.	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET)	Set P2="1" by ICSE	A 100000	100001 DSET comma and) is referd 1	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	Oh automatica 000000 SET)=11. data is contri be increment at 22h addres	000001			New ad Address (P2(ICS until ICS	100000 Idress will be s will be se SET) will m SET comm	be set by ADS tr "100000", b aintain the pre and input.	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET	Set P2="1" by ICSE command can not set	t address by A LICSET comme dress will be set	DSET command and) is refer of at "N00000", b	MWrite MWrite 100010 Md. to set address vedause P2(IC When RAM address will When write	Oh automatica 000000 SET)=11. data is contri be increment at 22h addres	000001			New ad Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	be set by ADS et "100000", b aintain the pre- and input. e at the end is	DET comman ecause P2(I evious addre	id. CSET)="1".
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET) CSB CSB COMMAND	Set P2-"1" by ICSE command can not set	t address by A LICSET comme dress will be set	DSET command and) is refer of the two of two of the two of two	MWrite MWrite MU 100010 Md. to set address vocause P2(IC When RAM address will When write returen to 0	0h automatica 000000 SET)=11". data is contir be increment at 22h addres 0h automatica	000001	BAA Write 000010		New ac Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	be set by ADS et "100000", b aintain the pre- and input. e at the end is	SET comman ecause P2(I evious addre	/ 000000 d. CSET)="1". ss
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET)	Set P2-"1" by ICSE command can not set	t address by A LICSET comme dress will be set	DSET command and) is refer of the two of two of the two of two	MWrite MWrite MU 100010 Md. to set address vocause P2(IC When RAM address will When write returen to 0	0h automatica 000000 SET)=11". data is contir be increment at 22h addres 0h automatica	000001	BAA Write 000010		New ac Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	be set by ADS et "100000", b aintain the pre- and input. e at the end is	SET comman ecause P2(I evious addre	/ 000000 d. CSET)="1". ss
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET) CSB CCKMAND Internal Signal	Set P2-"1" by ICSE command can not set	t address by A LICSET comme dress will be set	DSET command and) is refer of the two of two of the two of two	MWrite MWrite MU 100010 Md. to set address vocause P2(IC When RAM address will When write returen to 0	0h automatica 000000 SET)=11". data is contir be increment at 22h addres 0h automatica	000001	BAA Write 000010		New ac Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	be set by ADS et "100000", b aintain the pre- and input. e at the end is	SET comman ecause P2(I evious addre	/ 000000 d. CSET)="1". ss
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET CSB COMMAND Internal Signal ICSET P2 Internal Signal ICSET P2 Internal Signal	Set P2-"1" by ICSE command can not set	t address by A (ICSET comme tress will be see (T command a addres)	M Write RAM	A Write A Write A Write A Write A Write A Write	Oh automatica	000001	RMA Write ) (000010) itted, y. will be	The follov	New ac Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	be set by ADS tt "100001", b aintain the pre- and input. e at the end is	SET comman ecause P2(I evious addre s maintained	v 000000 id. CSET)="1". :ss
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET CSB COMMAND Internal Signal ICSET P2 Internal Signal ICSET P2 Internal Signal	Set P2="1" by ICSE command can not so	100000     1 address by Al     1025ET comme tress will be se	M Write RAM	A Write A Write A Write A Write A Write A Write A Write	Oh automatica	000001	RMA Write ) (000010) itted, y. will be	The follov	New ac Address (P2(ICS until ICS	100000 Idress will be se SET) will m SET comm ss that write	x 100001 be set by ADS ti "100000", b aintain the pre- land input. e at the end is twrite x RAM	X 100010 SET comman ecause P2(1 evious addre s maintained write	V 000000 id. CSET)="1". iss RAM Write V 000001 inuously
CSB COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET CSB COMMAND Internal Signal ICSET P2 Internal Signal ICSET P2 Internal Signal	Set P2="1" by ICSE command can not so	100000     100000     100000     100000     100000     100000     100000     100000	M Write RAM	A Write A Write A Write A Write A Write A Write A Write	Oh automatica	000001	RMA Write ) (000010) itted, y. will be	The follov	New ac Address (P2(ICS until ICS wing addres	100000 Idress will be se SET) will m SET comm SET comm	t 100001 be set by ADS ti "100000", b aintain the pre- and input. e at the end is twrite X RAM	V 100010 SET commar ecause P2(I evious addre s maintained write	V 000000 d. CSET)="1".  PAM Write V 000001 inuously ss.
COMMAND Internal Signal ICSET P2 Internal Signal Address It will be (ICSET CSB CCMMAND Internal Signal ICSET P2 Internal Signal	Set P2="1" by ICSE command can not so	100000     1 address by Al     1025ET comme tress will be se	M Write RAM	A Write A W	Oh automatica	000001 00000 00000 0000 00000 0000 0000 0000 0000	BAA Write 000010 itted, y, will be RAM Write 100000 ity trasmitted,	The follow	New ac Address (P2(ICS until IC: wing addres	100000 Idress will be se SET) will ms SET comm s that write	x 100001 be set by ADS ti "100000", b aintain the pre- and input. e at the end is twrite x RAM	V 100010 SET comman ecause P2(I evious addre s maintained Write V 000000 to RAM cont vious addre previous addre	V 000000 id. CSET)="1". iss

Figure 13. Address Set Sequence

# **Detailed Command Description – continued**

3. Display Control (DISCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	0	1	P4	P3	P2	P1	P0

### Set Frame Frequency

Setting <sup>(Note 1)</sup>	P4	P3	FRSEL <sup>(Note 2)</sup>	Reset initial condition
80Hz	0	0	0	0
71Hz	0	1	0	-
64Hz	1	0	0	-
53Hz	1	1	0	-
160Hz	0	0	1	-
213Hz	1	1	1	-
284Hz	0	1	1	-
320Hz	1	0	1	-

(Note 1) The frame frequency varies according to the characteristics of fCLK when internal oscillation cifcuit is used. (Refer to <u>Oscillation Characteristics</u> for f<sub>CLK</sub> properties). (*Note 2*) Refer to <u>BLKCTL</u> for FRSEL

#### Set LCD Drive Waveform

Setting	P2	Reset initial condition
Line Inversion	0	0
Frame Inversion	1	-

Power consumption is reduced in the following order:

Line inversion > Frame inversion

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk. Regarding driving waveform, refer to LCD Driving Waveform.

# Set Power Save Mode (low current consumption mode)

Setting	P1	P0	Reset initial condition
Power Save Mode 1	0	0	
Power Save Mode 2	0	1	
Normal Mode	1	0	0
High Power Mode	1	1	-

Power consumption is increased in the following order:

Power save mode 1 < Power save mode 2 < Normal mode < High power mode Use VDD- VLCD  $\ge$  3.0V in High power mode condition.

### (Reference Current Consumption data)

Setting	Reset initial condition
Power Save Mode 1	×0.5
Power Save Mode 2	×0.67
Normal Mode	×1.0
High Power Mode	×1.8

The data above is for reference only. Actual consumption depends on Panel load.

### **Detailed Command Description – continued**

4.Set IC Operation (ICSET)

MSB							LSB	
D7	D6	D5	D4	D3	D2	D1	D0	
С	1	1	0	1	P2	P1	P0	

P2 : Set MSB data of DDRAM address.

Execute ADSET command for it to take effect on an address.

Refer to "<u>ADSET</u>" command for details.

Setting	P2	Reset initial condition
Address MSB"0"	0	0
Address MSB"1"	1	-

Set Software Reset Condition

Setting	P1	
No Operation	0	
Software Reset	1	

When "Software Reset" is executed, BU9795BGUW will be reset to initial condition. If software reset is executed, the value of P2 and P0 will be ignored and they will be reset to initial condition. (Refer to "<u>Reset initial condition</u>")

Switch between Internal oscillator operating mode and external clock mode.

Setting	P0	Reset initial condition	
Internal oscillator operating mode	0	0	
External Clock Input mode	1		

Internal oscillator operating mode: OSCIN must be connected to VSS level.

External Clock mode: Input external clock from OSCIN terminal.

### < Frame frequency Calculation at External clock mode

DISCTL 320Hz select : Frame frequency [Hz] = External clock[Hz] / 128
DISCTL 284Hz select : Frame frequency [Hz] = External clock[Hz] / 144
DISCTL 213Hz select : Frame frequency [Hz] = External clock[Hz] / 192
DISCTL 160Hz select : Frame frequency [Hz] = External clock[Hz] / 256
DISCTL 80Hz select : Frame frequency [Hz] = External clock[Hz] / 512
DISCTL 71Hz select : Frame frequency [Hz] = External clock[Hz] / 576
DISCTL 64Hz select : Frame frequency [Hz] = External clock[Hz] / 648
DISCTL 53Hz select : Frame frequency [Hz] = External clock[Hz] / 768

Command	X ICSE	T		
OSCIN_ÈN (Internal signal) - Internal oscillation (Internal signal) -	Internal clock mode		External clock mode	
External clock (OSCIN)				Л



# **Detailed Command Description – continued**

5.Blink Control (BLKCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	1	1	1	0	P2	P1	P0

### Set Blink Condition

Setting	P1	P0	Reset initial condition
OFF	0	0	0
0.5 (Hz)	0	1	-
1 (Hz)	1	0	-
2 (Hz)	1	1	-

The Blink frequency varies depending on  $f_{CLK}$  characteristics at Internal oscillator operating mode. Refer to <u>Oscillation Characteristics</u> for  $f_{CLK}$ .

### Set Frame Frequency Setting(FRSEL)

Setting	P2	Reset initial condition
Normal	0	0
200Hz mode	1	-

### 6.All Pixel Control (APCTL)

MSB	
-----	--

IVIOD							LOD	
D7	D6	D5	D4	D3	D2	D1	D0	
С	1	1	1	1	1	P1	P0	

### All Display Set ON/OFF

Setting	P1	Reset initial condition
Normal	0	0
All Pixel on	1	
Setting	P0	Reset initial condition
Normal	0	•
All Pixel off	1	

All pixels on: All pixels are on regardless of DDRAM data. All pixels off: All pixels are off regardless of DDRAM data.

This command is valid in Display on status. The data of DDRAM is not changed by this command. If set both P1 and P0 ="1", APOFF will be selected.



# **LCD Driving Waveform**

(1/3bias)





Figure 15. Line Inversion Waveform (1/3bias)



# LCD Driving Waveform - continued




### Figure 17. Line Inversion Waveform (1/2bias)

Figure 18. Frame Inversion Waveform (1/2bias)

# **Example of Display Data**

If COM and SEG line pattern is shown as in Figure 19 and Figure 20, and DDRAM data is shown as in Table 2, display pattern will be shown as in Figure 21.



### **Initialize Sequence**

Follow sequence below after Power ON to set BU9795BGUW to initial condition.

Power ON CSB "H" ...I/F initialize condition CSB "L" ...I/F Data transfer start Execute Software Reset by sending ICSET command (Refer to "ICSET" command)

\* Each register value, DDRAM address and DDRAM data are random after Power ON until initialize sequence is executed.

# Start Sequence


Start Sequence Example 1



(\*: don't care)

## Start Sequence - continued

Start Sequence Example 2



BU9795BGUW is initialized with Initialize Sequence, starts to display with "DISPON Sequence", updates Display Data with "RAM Write Sequence" and stops the display with "DISPOFF sequence". If you want to resume to display, BU9795BGUW will resume display with DISPON Seque nce

Initialize Sequ	enc	e									
lanavat				DA	٩ΤΑ	١.			Description		
Input	D7	D6	D5	D4	D3	D2	2 D1	D0	Description		
Power ON											
Wait 100us									IC initialized		
CSB "H"									I/F initialized		
CSB "L"											
ICSET	1	1	1		1			0	Software Reset		
MODESET	1	1	0	0	0	0	0	0	Display off		
ADSET	0	0	0	0	0	0	0	0	RAM Address set		
Display Data	*	*	*	*	*	*	*	*	Display Data		
 CSB "H"											
СЗВ П											
DISPON Sequ	len	се									
Input					\TA				Description		
-	D7	D6	D5	D4	D3	D2	2 D1	D0			
CSB "L"											
DISCTL		0	1		1			1	Display Control		
BLKCTL	1	1	1	1	0	Ò	0	0	BLKCTL		
APCTL	1	1	-1	1	1	1	0	0	APCTL		
MODESET	1	1	0	0	1	0	0	0	Display on		
CSB "H"			-								
RAM Write Se		enc	e								
			р —	DA	٩ΤΑ	1					
Input	D7	D6	D5	D4	D3	D2	2 D1	D0	Description		
CSB "L"											
DISCTL	1	0	1	1	1	1	1	1	Display Control		
BLKCTL	1	1	1	1	0	0	0	0	BLKCTL		
APCTL	1	1	1	1	1	1	0	0	APCTL		
MODESET	1	1	0	0	1	0	0	0	Display on		
ADSET	0	0	0	0	0	0	0	0	RAM Address set		
Display Data	*	*	*	*	*	*	*	*	Display Data		
CSB "H"											
DISPOFF Sec	uer	nce	è								
	1			DA	TA				Description		
Input	D7	D6	D5	D4	D3	D2	2 D1	D0	Description		

Abnormal operation may occur in BU9795BGUW due to the effect of noise or other external factor. To avoid this phenomenon, it is highly recommended to input command according to sequence when the operating of initialize, Display On/Off and the refresh of RAM Data.

Display off



CSB 'L' MODESET

CSB 'H'

1 1 0 0 0 0 0 0

# **Cautions of "Power ON Condition"**

Power supply sequence

Keep Power ON/OFF sequence as below waveform.


To prevent incorrect display, malfunction and abnormal current,

VDD must be turned on before VLCD in power up sequence.

VDD must be turned off after VLCD in power down sequence.

Satisfy VDD-2.4V  $\geq$  VLCD, t1 > 0ns and t2 > 0ns.

To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.



(b)Execute Software Reset in ICSET command after CSB to "L". (Refer to "ICSET" command)

# **Display off Operation in External clock mode**

After receiving MODESET(Display off), BU9795BGUW enter to DISPOFF sequence synchronized with frame then Segment and Common pins output VSS level after 1 frame of OFF data write.

Therefore, in External clock mode, it is necessary to input the external clock based on each frame frequency setting after sending MODESET(Display off).

For the required number of clock, refer to Power save mode FR of DISCTL.



# **Operational Notes**

### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition

### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

### 5. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

### 7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.



### **Operational Notes – continued**

### 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.


### 11. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.


### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

6




# Datasheet



# **Revision History**

Γ	Date	Revision	Changes									
	01.Apr. 2020	003	Divided BU9795BGUW from the datasheet(TSZ02201-0P4P0D301490-1-2) and new release for Discontinued category product.									



6

# Notice

### Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (<sup>Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the S	pecific Applications
---	----------------------

JAPAN	USA	EU	CHINA		
CLASSⅢ	CLASSⅢ	CLASS II b	CLASSⅢ		
CLASSⅣ	CLASSIII	CLASSⅢ	CLASSI		

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

### Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

# **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.