



# **SN74LV14A Hex Schmitt-Trigger Inverters**

#### 1 Features

- V<sub>CC</sub> operation of 2 V to 5.5 V
- Max t<sub>pd</sub> of 10 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17

# 2 Applications

- **Network Switches**
- Wearable Health and Fitness Devices
- **PDAs**
- LCD TVs
- Power Infrastructure

### 3 Description

These hex Schmitt-trigger inverters are designed for 2 V to 5.5 V  $V_{CC}$  operation.

The SN74LV14A devices contain six independent inverters. These devices perform the Boolean function  $Y = \overline{A}$ .

#### **Package Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)			
	TVSOP (14)	3.60 mm × 4.40 mm			
SN74LV14A	SOIC (14)	8.65 mm × 3.91 mm			
SIN/4LV I4A	SSOP (14)	6.20 mm × 5.30 mm			
	TSSOP (14)	5.00 mm × 4.40 mm			

For all available packages, see the orderable addendum at the end of the data sheet.



Figure 3-1. Simplified Schematic



# **Table of Contents**

1 Features1	8.1 Overview	. 9
2 Applications1	8.2 Functional Block Diagram	
3 Description1	8.3 Feature Description	
4 Revision History2	8.4 Device Functional Modes	9
5 Pin Configuration and Functions3	9 Application and Implementation	10
Pin Functions3	9.1 Application Information	
6 Specifications4	9.2 Typical Application	
6.1 Absolute Maximum Ratings4	10 Power Supply Recommendations	12
6.2 ESD Ratings4	11 Layout	
6.3 Recommended Operating Conditions4	11.1 Layout Guidelines	
6.4 Thermal Information5	11.2 Layout Example	12
6.5 Electrical Characteristics5	12 Device and Documentation Support	13
6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V6	12.1 Related Links	13
6.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	12.2 Receiving Notification of Documentation Updates	13
6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	12.3 Support Resources	13
6.9 Noise Characteristics6	12.4 Trademarks	
6.10 Operating Characteristics6	12.5 Electrostatic Discharge Caution	13
6.11 Typical Characteristics7	12.6 Glossary	13
7 Parameter Measurement Information8	13 Mechanical, Packaging, and Orderable	
8 Detailed Description9	Information	13

# **4 Revision History**

Changes from Revision K (September 2014) to Revision L (December 2022)					
Updated the format for tables, figures, and cross-references throughout the document	1				
Changes from Revision J (September 1997) to Revision K (September 2014)	Page				
Updated document to new TI data sheet format	1				
Removed Ordering Information table	1				
<ul><li>Removed Ordering Information table</li><li>Added Applications</li></ul>					
Added Device Information table	1				
Added Pin Functions table					
• Changed MAX operating temperature to 125°C in Recommended Operating Conditions table					
Added Thermal Information table					
Added Typical Characteristics					
Added Application and Implementation section					
Added Power Supply Recommendations and Layout sections					



# **5 Pin Configuration and Functions**




Figure 5-1. SN74LV14A D, DB, DGV, NS OR PW Package Top View




Figure 5-2. SN74LV14A RGY Package Top View

#### **Pin Functions**

	PIN							
	SN74LV	14A	TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	D, DB, DGV, NS, PW	RGY	- · · · -	32001 1101V				
1A	1	1	I	Input 1A				
1Y	2	2	0	Output 1Y				
2A	3	3	I	Input 2A				
2Y	4	4	0	Output 2Y				
3A	5	5	1	Input 3A				
3Y	6	6	0	Output 3Y				
4Y	8	8	0	Output 4Y				
4A	9	9	1	Input 4A				
5Y	10	10	0	Output 5Y				
5A	11	11	I	Input 5A				
6Y	12	12	0	Output 6Y				
6A	13	13	1	Input 6A				
GND	7	7	_	Ground Pin				
NC	_	_	_	No Connection				
V <sub>CC</sub>	14	14	_	Power Pin				

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output.

# **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high	-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA	
T <sub>J</sub>	Junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under <u>Section 6.1</u> may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under <u>Section 6.3</u> is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V
		Machine Model	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN74LV14A	4	UNIT	
			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage	0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 2 V		-50	μA	
	High-level output current	V <sub>CC</sub> = 2.3 V to 2.7 V		-2		
I <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V		-6	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		-12		
		V <sub>CC</sub> = 2 V		50	μA	
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		
T <sub>A</sub>	Operating free-air temperature	'	-40	125	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74LV14A

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **6.4 Thermal Information**

				SN74	LV14A						
	THERMAL METRIC <sup>(1)</sup>	D	DB	DGV	NS	PW	RGY	UNIT			
		14 PINS									
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	94.9	107.4	130.4	91.4	122.6	57.6				
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	56.3	59.9	53.4	49.0	51.3	70.4				
$R_{\theta JB}$	Junction-to-board thermal resistance	49.2	54.7	63.5	50.2	64.4	33.6	°C/W			
ΨЈТ	Junction-to-top characterization parameter	20.7	21.0	7.3	15.3	6.8	3.5				
ΨЈВ	Junction-to-board characterization parameter	48.9	51.2	62.8	49.8	63.8	33.7				
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	14.1				

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	V <sub>cc</sub>		74LV14A °C to 85°C			74LV14A C to 125°0	c	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
			2.5 V	,		1.75			1.75	
$V_{T+}$	Positive-going threshold		3.3 V			2.31			2.31	V
			5 V			3.5			3.5	
			2.5 V	0.75			0.75			
V <sub>T-</sub>	Negative-going threshold		3.3 V	0.99			0.99			V
			5 V	1.5			1.5			
			2.5 V	0.25			0.25			
$\Delta V_T \; (V_{T^+} - V_{T-})$	Hysteresis		3.3 V	0.33			0.33			v
			5 V	0.5			0.5			
	High-level output voltage	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1			
$V_{OH}$		I <sub>OH</sub> = -2 mA	2.3 V	2			2			V
		I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			
		I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.8			
		Ι <sub>ΟL</sub> = 50 μΑ	2 V to 5.5 V			0.1			0.1	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 2 mA	2.3 V			0.4			0.4	V
		I <sub>OL</sub> = 6 mA	3 V			0.44			0.44	
		I <sub>OL</sub> = 12 mA	4.5 V			0.55			0.55	
I <sub>1</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 5.5 V			±1			±1	μA
I <sub>cc</sub>	Static supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μA
I <sub>off</sub>	Input/Output Power-Off Leakage Current	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0			5			5	μA
	Innut conscitones	V = V or CND	3.3 V		2.3			2.3		"r
C <sub>i</sub>	Input capacitance	$V_I = V_{CC}$ or GND	5 V		2.3			2.3		pF

# 6.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN74LV14A -40°C to 85°C		SN74LV14A -40°C to 125°C		UNIT
			(OUTFUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	t <sub>pd</sub> A	А У —	C <sub>L</sub> = 15 pF		10.2 <sup>(1)</sup>	19.7 <sup>(1)</sup>	1	22	1	23	ne	
			A	А	ľ	C <sub>L</sub> = 50 pF		13.3	24	1	27	1

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN74LV14A -40°C to 85°C		SN74LV14A -40°C to 125°C		UNIT
		(001701)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	A Y	V	C <sub>L</sub> = 15 pF		7.3 <sup>(1)</sup>	12.8 <sup>(1)</sup>	1	15	1	16	no
<sup>t</sup> pd		ı	C <sub>L</sub> = 50 pF		9.6	16.3	1	18.5	1	19.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### 6.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)		TO (OUTPUT)	LOAD CAPACITANCE		Γ <sub>A</sub> = 25°C			LV14A to 85°C	SN74L' –40°C to		UNIT
		(OUTFUT)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub> A	A V	C <sub>L</sub> = 15 pF		5.1 <sup>(1)</sup>	8.6 <sup>(1)</sup>	1	10	1	11	ne		
	t <sub>pd</sub>	A	A		C <sub>L</sub> = 50 pF		6.7	10.6	1	12	1	13

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### 6.9 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

		SN74LV14A			UNIT
		MIN	MAX		
V <sub>OL(P)</sub>	Quiet output, maximum dynamic		0.2	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic		3.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.


#### **6.10 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

		PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
	C <sub>pd</sub>	Power dissipation capacitance	C <sub>1</sub> = 50 pF f = 10 MHz	3.3 V	8.8	pF
		Power dissipation capacitance	$C_L = 50 \text{ pF}$ $f = 10 \text{ MHz}$	5 V	9.6	

Submit Document Feedback Product Folder Links: SN74LV14A


# **6.11 Typical Characteristics**





#### 7 Parameter Measurement Information

#### 7.1



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

### **8 Detailed Description**

#### 8.1 Overview

These hex Schmitt-trigger inverters are designed for 2 V to 5.5 V V<sub>CC</sub> operation.

The SN74LV14A devices contain six independent inverters. These devices perform the Boolean function  $Y = \overline{A}$ .

These devices are fully specified for partial-power-down application using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 8.2 Functional Block Diagram



Figure 8-1. Logic Diagram, Each Inverter (Positive Logic)

#### 8.3 Feature Description

- · Wide operating voltage range
  - Operates From 2 V to 5.5 V
- Allows up or down voltage translation
  - Inputs and outputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V
- · Schmitt-trigger inputs allow for slow or noisy inputs

#### 8.4 Device Functional Modes

Table 8-1. Function Table (Each Inverter)

INPUT <sup>(1)</sup>	OUTPUT <sup>(2)</sup> Y
Н	L
L	н

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

Schmitt triggers should be used anytime you need to translate a sign wave into a square wave as shown in Figure 9-1. They may also be used where a slow or noisy input needs to be sped up or cleaned up as shown in Figure 9-2.

#### 9.2 Typical Application




Figure 9-1. Oscillator Application Schematic




Figure 9-2. Switch De-bouncer Schematic



#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in Section 6.3 table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Section 6.3 table.
  - Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed 35 mA per output and 50 mA total for the part.


#### 9.2.3 Application Curves

Schmitt triggers should be used any time you need to

1. Change a sign wave into a square wave.



2. Have noisy signals that need to be cleaned up



3. Have slow edges that need to be converted to fast edges.



Figure 9-3. Schmitt Trigger Curves



# 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3 table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{\rm CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 11.2 Layout Example




Figure 11-1. Layout Diagram

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 12-1. Related Links

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LV14A	Click here	Click here	Click here	Click here	Click here	
SN74LV14A	Click here	Click here	Click here	Click here	Click here	

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 28-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV14ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV14A	Samples
SN74LV14APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14APWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV14A	Samples
SN74LV14ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV14A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 28-Jun-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV14A:

Automotive: SN74LV14A-Q1

Enhanced Product : SN74LV14A-EP

#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 30-Sep-2023


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV14ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV14ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV14ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV14ADR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74LV14ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV14ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV14ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV14ANSR	so	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74LV14APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV14APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV14APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV14ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1




www.ti.com 30-Sep-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV14ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV14ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV14ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV14ADR	SOIC	D	14	2500	364.0	364.0	27.0
SN74LV14ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV14ADRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74LV14ADRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV14ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV14APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV14APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV14APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV14ARGYR	VQFN	RGY	14	3000	356.0	356.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)


#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout.

  These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated