Product **Document**

Published by ams OSRAM Group

Datasheet

DS000496

Calibrated XYZ Chromatic Smart Lighting Director

v2-00 • 2019-Jun-28

Content Guide

dm I

1 General Description

The AS7225 is designed for use directly in tunable white luminaires, replacement lamps (bulbs) and light-engines/modules. The AS7225 Smart Lighting Director incorporates an embedded digital tristimulus chromatic calibrated for life nano-optic sensor providing direct CIE1931 XYZ and CIE 1976 u'v' coordinate mapping. Adaptive algorithmic support enables a companion microprocessor to implement closed-loop, autonomous adjustment of variable CCT and daylight responsive LED lamps and luminaires. The AS7225 arrives pre-calibrated, and is designed for rapid integration into white-tunable and daylight responsive luminaire designs, delivering directives to the local microprocessor via an industry-standard I²C bus or UART interface.

An additional on-chip I²C master provides native support for select **ams** sensors, such as the TSL25721 or TSL45315 for combining in-looking CCT tunable director functions with outwardlooking ambient light sensing and daylighting control. The AS7225's silicon via nano-optic deposited interference filters deliver high-stability over both time and temperature. The Director's integrated intelligence enables **ams** factory CCT calibration, which mitigates chip to chip variation. By combining this factory calibration with a supported luminaire design-level "application matrix", an end luminaire design can often eliminate the need for light-by-light calibration while delivering lifetime color control. With such a system calibration, accuracies within 2-4 Macadam steps are possible. The LGA package includes a built in aperture to control light entering the sensor array. No additional optics are required.

1.1 Key Benefits & Features

The benefits and features of AS7225, Calibrated XYZ Chromatic Smart Lighting Director, are listed below:

Added Value of Using AS7225

Figure 1:

am

1.2 Applications

- **●** Commercial, retail, and residential CCT tunable LED lighting systems
- **●** Higher precision replacement lamps/bulbs
- **●** Intelligent, networked solid state lighting director for variable CCT chromatic tuning luminaires systems
- **●** Integrated smart lighting control of variable CCT white lighting solutions
- **●** Luminaires intended to meet California Title 24 daylighting requirements
- **●** Networked lighting systems with IoT sensor expandability

am

1.3 Block Diagram

The functional blocks of this device are shown below:

Figure 2:

Functional Blocks of AS7225

2 Ordering Information

am

3 Pin Assignment

3.1 Pin Diagram

Figure 3:

Pin Diagram for AS7225 (Top View)

3.2 Pin Description

Figure 4:

Pin Description of AS7225

amin

(1) Explanation of abbreviations:

dm **I**

4 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device is not designed for high-energy UV (ultraviolet) environments, including upward looking outdoor applications, which could affect long-term optical performance. All voltages with respect to GND. Device parameters are guaranteed at VDD = 3.3 V and T_{AMB} = 25 °C unless otherwise noted.

Figure 5

Absolute Maximum Ratings of AS7225

(1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices." The lead finish for Pb-free leaded packages is "Matte Tin" (100 % Sn)

amin

5 Electrical Characteristics

All limits are guaranteed with VDD = VDD1 = VDD2 = 3.3 V, T_{AMB} = 25 °C. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. If VDD1 and VDD2 must be sourced by the same 2.97 V to 3.6 V supply. All voltages with respect to GND.

Figure 6:

Electrical Characteristics of AS7225

(1) Guaranteed, not production tested.

OITALLE

6 Optical Characteristics

The AS7225 contains an integrated tristimulus sensing element designed to meet the XYZ standard observer response compliant with the CIE 1931 standard. The device contains a 16-bit integrating analog-to-digital converter, which integrates current from the photodiodes. To ensure the integrity of the data, upon completion of an integration cycle, results are transferred to double-buffered registers.

Standard observer tristimulus (XYZ) interference filters are applied to the Calibrated XYZ Chromatic Smart Lighting Director optical channels as part of the CMOS process. This unique process enables filter responses that mimic the human eye and is extremely stable over both operating temperature and time. This in turn allows lifetime correlated color temperature (CCT) calibration to be performed as part of the manufacturing process. Calibration is accomplished using standard white LEDs at a variety of CCTs to deliver high accuracy and typically eliminate the need for light-by-light calibration in most designs. Note, that any change of the pre-calibrated measurement conditions have an impact on the accuracy of the measurement results. In such cases a design-level diffuser or color brightness calibration is recommended to achieve highest accuracies. The AS7225 provides 2 calibration matrices, a factory calibration and a second application specific matrix to optimize the measurement performance. The additional calibration values will be set using the Smart Lighting Command Set directives ATNORMGAIN and ATNORMINTT. These settings will be saved in the external flash and reloaded automatically by the sensor firmware. See Section [12](#page-55-0) for description of the complete Smart Lighting Command Set.

The AS7225 LGA package contains an internal aperture that provides a package field of view (PFOV) of ± 20.5°. External optics can be used as needed to expand or reduce this built in PFOV.

Sensor data readout to the maximum count value range is limited by the ADC. The maximum count range value of 65535 is only reached with an integration time t_{INT} of approximately 177.92ms. Below that value, the FSR will be less than the maximum 16-bit /65536 count maximum as described in the chart below.

Figure 7:

Overview Signal Resolution

Figure 8:

AS7225 Optical Characteristics

(1) Typical values at Lux ≥50, integration time = 400.4 ms. Gain = 1x, $T_{AMB} = 25 \text{ °C}$

(2) Calibration and measurements are made using diffused light

Figure 9: Normalized Spectral Responsivity

Figure 10: AS7225 LGA Average Field of View

7 Functional Description

7.1 Calibrated XYZ Chromatic Smart Lighting Director – Overview

By sensing a sample of the mixed warm and cool CCTs as either a reflection from the diffuser or other light-guide/optical light gathering technique, the AS7225 serves as a calibrated chromatic smart lighting director for a companion host MCU. Please note, that non-diffused applications require some form of reflective or other light gathering that delivers an adequate sample of mixed light to the sensor. Care should be taken to fulfill the angle of incidence requirements of the nano-optic filter set. Director operation also provides selectable dimming information for either PWM-based or current-based luminaire dimming designs.

Figure 11: AS7225 Workflow Abstract

OITALLE

The AS7225 initial setup and ongoing parameter storage is automatically done by software within the required external serial Flash memory, via SPI bus. Only **ams**-verified models of Flash devices can be supported. A subset of supported devices is noted in the UART Command Interface section of this document, which also provides a reference to the current list of supported Flash memory devices. For the Flash memory, overview please refer to [Figure 83.](#page-54-1) A SPI Flash device is a required operating companion to the AS7225. Using other devices can cause communication issues and may not be compatible. Flash timing is provided in [Figure 81](#page-53-0) and [Figure 82.](#page-53-1)

A binary image software configuration tool is available from **ams** to allow the luminaire, lamp or driver manufacturer to create their own "factory default" conditions that will be integrated with the **ams**– supplied initial binary image to create a ready-to-program default Flash image. The configuration tool is available from https://download.ams.com (see [Smart Lighting Command Interface](#page-55-0) section).

XYZ white color point measurement is accomplished via nano-optic interference filters, which deliver a CIE standard-observer type spectral response. As an extension of the CMOS processing of the device, the filters are extremely stable over time and temperature. To minimize off-angle light exposure and ensure accuracy, the AS7225 LGA package contains an internal aperture that limits the sensor field of view (PFOV) of $\pm 20.5^{\circ}$, as shown in the [Figure 1](#page-3-2) above. External optics can be used as needed to expand or reduce this built in PFOV.

For daylight operation, the AS7225 can be used two ways. As a standalone device pointing out of the luminaire, or if pointing inward for white color, it can support daylighting operation by using an I²C master connected (**ams** TSL25721 or TSL45315) for ambient light sensing. In either case, the AS7225 is the daylighting engine and directs the external MCU.

TSL25721 device combines a channel 0 (CH0) which is responsive to both visible and infrared light, and channel 1 (CH1) which is responsive primarily to infrared light. Therefore, to get the LUX, a calibration is necessary. In this calibration, both channels has to be considered. First counts per lux (CPL) needs to be calculated in this calibration method.

Counts per LUX (CPL):

$$
CPL = \frac{CHO - (1.87 * CH1)}{LUX}
$$

Calibration scalar:

 $LIIX = K0 * ADC0 - K1 * ADC1$

Default setting K0 is 0.2178 (normal sunlight conditions in Europe in May, 1m distance to a window). If K0=0, the result for K1 will be inverted to prevent negative LUX values. At different light conditions, this value has to adjust.

Example: Spectrometer value = 9764 Lux, $CH0 = 22870$, $CH1 = 2734$ \rightarrow CPL = 1.8186

 $KO = 1/CPL = 0.549855$, $K1 = 1.87/CPL = 1.028228$ To save the values, write in the console tab, ATLXSL0=0.549855 and ATLXSL1= 1.028228

Overall AS7225 timing generation uses an on chip 16MHz temperature compensated oscillator for master clock timing.

7.2 Inputs

7.2.1 Mode Pin

The AS7225 MODE pin must be connected to ground (GND) via a 100 Ω resistor (1%) to set the AS7225 mode of operation. All other MODEs (using other resistor values) are reserved.

7.2.2 Reset

Pulling down the RESN pin for longer than 100 ms resets the AS7225.

Figure 12: Reset Circuit

7.3 Outputs

7.3.1 Indicator LED

An LED, when connected to pin LED_IND, is used to indicate on state and programming progress of the device. During companion SPI Flash programming the AS7225 indicator LED is off. When

programming is finished and the programming tool is disconnected the indicator LED turns on. In case of an error while programming the LED starts a blinking operation.

The LED IND pin is set for 1 mA LED operation by the AS7225 factory firmware, and is not under user control. The indicator LED can be enabled or disabled by using the ATLED0 command or the LED CONFIG register (0x07). Consideration should be taken with respect to any final product design to avoid light intrusion from the indicator LED into the direct or reflected field of view of the sensor.

Refer to the separate **ams** document for a complete description of AS7225 Firmware Update Methodology.

7.3.2 Interrupt Operation

The INT-pin informs the external MCU that the calculation of new PWM values is finished and the data are ready to read. To activate the INT-pin, bit1 of the DIR CONF command has to be enabled $(INT=1)$. By using UART the ATINTRP command has to be enabled. When the DATA_RDY register bit finished the integration and the new PWM value calculation is finished the INT-pin of the DIR_CONF register pulled down to 0. After reading of the PWM values due to the external MCU the INT-pin will be reset to 1 automatically.

dm **I**

8 I²C Slave Interface

Interface and control can be accomplished through an I²C compatible slave interface to a set of registers that access device control functions and output data. These control and output registers on the AS7225 are, in reality, implemented as virtual registers in software. The actual I²C slave hardware registers number only three and are described in the table below. The steps necessary to access the virtual registers defined in the pages that follow are explained in pseudocode for external I²C master writes and reads below. A compatible companion Flash device must be incorporated and preprogrammed for I²C virtual-registers to function.

8.1 **I**²C Feature List

- Fast mode (400 kHz) and standard mode (100 kHz) support
- **●** 7+1-bit addressing mode
- **●** Write format: Byte
- **●** Read format: Byte

Figure 13:

I²C Slave Device Address and Physical Registers

dm **I**

8.2 I²C Virtual Register Write Access

I²C Virtual Resister Byte Write, detailed below, shows the pseudocode necessary to write virtual registers on the AS7225. Note that, because the actual registers of interest are realized as virtual registers, a means of indicating whether there is a pending read or write operation of a given virtual register is needed. To convey this information, the most significant bit of the virtual register address is used as a marker. If it is 1, then a write is pending, otherwise the slave is expecting a virtual read operation. The pseudocode illustrates the proper technique for polling of the I²C slave status register to ensure the slave is ready for each transaction.

8.2.1 I²C Virtual Register Byte Write

Pseudocode

- 1 Poll I²C slave STATUS register;
- 2 If TX_VALID bit is 0, a write can be performed on the interface;
- 3 Send a virtual register address and set the MSB of the register address to 1 to indicate the pending write;
- 4 Poll I²C slave STATUS register;
- 5 If TX_VALID bit is 0, the virtual register address for the write has been received and the data may now be written;
- 6 Write the data.

Sample Code

void i2cm AS72xx write(uint8 t virtualReg, uint8 t d)

{

volatile uint8_t status ;

while (1)

{

dmi i

```
 // Read slave I2C status to see if the write buffer is ready. 
        status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG) ; 
       if ((status & I2C_AS72XX_SLAVE_TX_VALID) == \theta)
               // No inbound TX pending at slave. Okay to write now. 
               break ; 
 } 
 // Send the virtual register address (setting bit 7 to indicate a pending 
write). i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, (virtualReg | 0x80)) ;
 while (1) 
{ 
        // Read the slave I2C status to see if the write buffer is ready. 
        Status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG) ; 
        if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0) 
               // No inbound TX pending at slave. Okay to write data now. 
               break ; 
 } 
 // Send the data to complete the operation. 
 i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, d) ;
```
8.3 I²C Virtual Register Read Access

I²C Virtual Register Byte Read, detailed below, shows the pseudocode necessary to read virtual registers on the AS7225. Note that in this case, reading a virtual register, the register address is not modified.

}

8.3.1 I²C Virtual Register Byte Read

Pseudocode

```
1 Poll I<sup>2</sup>C slave STATUS register;
```
- 2 If TX VALID bit is 0, the virtual register address for the read may be written;
- 3 Send a virtual register address;
- 4 Poll I²C slave STATUS register;
- 5 If RX_VALID bit is 1 the read data is ready;
- 6 Read the data.

Sample Code

```
uint8_t i2cm_AS72xx_read(uint8_t virtualReg) 
{ 
      volatile uint8 t status, d;
       while (1) 
      { 
              // Read slave I2C status to see if the read buffer is ready. 
              Status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG) ; 
             if ((status & I2C AS72XX SLAVE TX VALID) == 0)
                     // No inbound TX pending at slave. Okay to write now. 
                     break ; 
       } 
       // Send the virtual register address (setting bit 7 to indicate a pending 
      write). i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, virtualReg) ;
       while (1) 
      { 
              // Read the slave I2C status to see if our read data is available. 
             status = i2cm read(I2C AS72XX SLAVE STATUS REG) ;
```
OMIT

```
 if ((status & I2C_AS72XX_SLAVE_RX_VALID) != 0) 
               // Read data is ready. 
               break; 
 } 
 // Read the data to complete the operation. 
 d = i2cm_read(I2C_AS72XX_SLAVE_READ_REG) ; 
 return d ;s
```
The details of the i2cm_read() and i2cm_write() functions in previous Figures are dependent upon the nature and implementation of the external I²C master device.

8.4 I²C Slave Timing Characteristics

```
Figure 14:
```
}

Electrical Characteristics of AS7225

am

Figure 15: I²C Slave Timing Diagram

omi

8.5 4-Byte Floating-Point (FP) Registers

In addition to single and two byte, several 4-byte registers (hex) are shown in the tables starting below. Here is an example of how the registers are used to represent floating point data (based on the IEEE 754 standard):

Figure 16: Example of the IEEE 754 Standard

The floating-point (FP) value assumed by 32-bit binary data with a biased exponent e (the 8-bit unsigned integer) and a 23-bit fraction is (for the above example):

Equation 1:

$$
FPvalue = (-1)^{sign} \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i} \right) \times 2^{(e-127)}
$$

Equation 2:

$$
FPvalue = (-1)^0 \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i} \right) \times 2^{(124-127)}
$$

Equation 3:

 $FPvalue = 1 \times (1 + 2^{-2}) \times 2^{(-3)} = 0.15625$

OMIT

8.6 I²C Virtual Register Set

A register overview and a detailed description of the AS7225 I²C register set you find in chapter [10.](#page-30-0) All register data are hex, and all multi-byte entities are Big Endian (most significant byte is situated at the lowest register address).

Multiple byte registers (2-byte integer or 4-byte floating point) must be read in the order of ascending register addresses (low to high). In addition, if capable of being written to, have to be written in the order of ascending register addresses as well.

9 I²C Master Interface (Local Sensor Interface)

The I²C Master interface can be used to connect external sensors such as the current TSL25721 or legacy TSL45315 ambient light sensor (or other external sensors with AS7225 native support). Once the AS7225 has detected the supported ambient light sensor, daylight-responsive dimming directives can be activated by using the ATCHANMOD command or DIR_CONF register.

9.1 **I**²C Feature List

- **●** Clock is set to 400 kHz
- **●** 7+1-bit addressing mode.
- **●** Write formats: Single-Byte-Write, Page-Write
- **●** Read formats: Random-Read, Sequential-Read

9.2 I²C Protocol

Figure 17:

I²C Symbol Definition

The above I²C symbol definition table describes the symbols used in the following Read and Write descriptions.

OITALLE

9.3 I²C Write Access

Byte Write and Page Write formats are used to write data to the slave.

Figure 18: I²C Byte Write

Figure 19: I²C Page Write

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address, any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the first register byte transmitted from the slave. In Read Mode, any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

9.4 **I**²C Read Access

Random, Sequential and Current Address Read are used to read data from the slave.

Figure 20: I²C Random Read

Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the first SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state, the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 21: I²C Sequential Read

[Figure 21](#page-28-1) shows the format of an I²C sequential read access. Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledgement from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

The AS7225 is compatible to the NXP two wire specifications.

http://www.nxp.com/documents/user_manual/UM10204.pdf Version 4.0 Feb 2012 for standard mode and fast mode.

9.5 I²C Master Timing Characteristics

Figure 22:

I²C Master Timing Characteristics

am

Figure 23: I²C Master Timing Diagram

10 Register Description

10.1 Register Overview

Figure 24: I²C Virtual Register Overview

amin

amin

10.2 Detailed Register Description

10.2.1 Hardware Version Registers (Address 0x00/0x01)

These byte registers are used together as HW_V_H: HW_V_L

Figure 25:

Hardware Version Register High

Figure 26:

Hardware Version Register Low

10.2.2 Firmware Version Registers (Address 0x02/0x03)

These byte registers are used together as FW_V_H: FW_V_L. Set register 0x02 or 0x03 to 1-3 to get each firmware positions. Other write values set registers 0x02/0x03 to zero.

Firmware Version Register High

Figure 27:

Figure 28:

Firmware Version Register Low

10.2.3 Configuration Register (Address 0x04)

Figure 29: Configuration Register

10.2.4 Integration Time Register (Address 0x05)

Figure 30:

INTEGRATION_TIME Register

10.2.5 Device Temperature Register (Address 0x06)

Figure 31: Temperature Register

10.2.6 LED Configuration Register (Address 0x07)

Figure 32:

LED_CONFIG Register

10.2.7 External Device Status Register (Address 0x4F)

Figure 33: ESP Register

10.2.8 Director Configuration Register (Address 0x60)

Figure 34: DIR_CONF Register

10.2.9 Director Control Register (Address 0x61)

Figure 35: DIR_CTRL Register

10.2.10 Director Channel_1 Result Registers (Addresses 0x62, 0x63)

These byte registers are used together as DIR_CH_1_H: DIR_CH_1_L.

In Color Tuning operation, the registers create a 16-bit integer value from 0 to 65535 representing a PWM (Color + Dimming) tuning percentage between 0.00 and 100.00%. Example: $0001101001001111 = 1A4F = 6735 = 10.28%$

In Daylighting operation, the registers create a 16-bit integer value from 0 to 65535 representing a PWM Lux tuning percentage between 0.00 and 100.00%.

Figure 36:

Director Channel_1 Result Register High

Figure 37:

Director Channel_1 Result Register Low

10.2.11 Director Channel_2 Result Registers (Addresses 0x64, 0x65)

These byte registers are used together as DIR_CH_2_H: DIR_CH_2_L

The registers create a 16-bit integer value from 0 to 65535 representing a PWM (Color + Dimming) tuning percentage between 0.00 and 100.00%. Example: $0001101001001111 = 1A4F = 6735 = 10.28%$

Figure 38:

Director Channel_2 Result Register High

Figure 39:

Director Channel_2 Result Register Low

10.2.12 Director Channel_3 Result Registers (Addresses 0x66, 0x67)

These byte registers are used together as DIR_CH_3_H: DIR_CH_3_L

The registers create a 16-bit integer value from 0 to 65535 representing a PWM (Color + Dimming) tuning percentage between 0.00 and 100.00%. Example: $0001101001001111 = 1A4F = 6735 = 10.28%$

Figure 40:

Director Channel_3 Result Register High

Figure 41:

Director Channel_3 Result Register Low

10.2.13 Director Target for LUX Registers (Addresses 0x70, 0x71)

These byte registers are used together as DIR_LUXT_H: DIR_LUXT_L.

They create a 16-bit integer value for LUX target. Example: 0000001111101000 = 1000 LUX

Figure 42: Director Target for LUX Register High

Figure 43:

Director Target for LUX Register Low

10.2.14 Director Target for CCT Registers (Addresses 0x72, 0x73)

These byte registers are used together as DIR_CCTT_H: DIR_CCTT_L.

They create a 16-bit integer value for CCT target (Kelvin). Example: 0000101110111000 = 3000 K

Figure 44:

Director Target for CCT Register High

Figure 45:

Director Target for CCT Register Low

10.2.15 Raw Value Registers (Addresses 0x08:0x13)

These byte registers are used together as RAW_VALUE_x_H: RAW_VALUE_x_L.

Figure 46:

Raw Value X Register High

Figure 47:

Raw Value X Register Low

Figure 48:

Raw Value Y Register High

Figure 49:

Raw Value Y Register Low

Figure 50:

Raw Value Z Register High

Figure 51:

Raw Value Z Register Low

Figure 52:

Raw Value NIR Register High

Figure 53:

Raw Value NIR Register Low

Figure 54:

Raw Value DK Register High

Figure 55:

Raw Value DK Register Low

Figure 56:

Raw Value CL Register High

Figure 57:

Raw Value CL Register Low

10.2.16 Calibration Coefficient Registers (Addresses 0x50:0x53, 0x54, 0x55)

If the requirements of the factory calibration cannot fulfilled or the factory calibration do not match the application requirements, these registers enable settings of an additional calibration coefficient for a customized calibration to improve the accuracy of the light system.

These 4-byte floating-point registers can be used as needed by the MCU to individually scale the calibration coefficient data registers.

Figure 58:

COEF_DATA Register

Figure 59:

COEF_READ Register

Figure 60: COEF_WRITE Register

10.2.17 Calibrated XYZ Result Registers (Addresses 0x14:0x17, 0x18:0x1B, 0x1C:0x1F)

Figure 61: Calibrated X Result Register

Figure 62:

Calibrated Y Result Register

Figure 63:

Calibrated Z Result Register

10.2.18 Calibrated CIE 1931 x and y Result Registers (Addresses 0x20:0x23, 0x24:0x27)

Figure 64:

Calibrated CIE 1931 x Result Register

Figure 65:

Calibrated CIE 1931 y Result Register

10.2.19 Calibrated CIE 1976 u', v', u, v Result Registers (Addresses 0x28;0x2B, 0x2C:0x2F, 0x30:0x33, 0x34:0x37)

Figure 66:

Calibrated CIE 1976 u' Result Register

Figure 67:

Calibrated CIE 1976 v' Result Register

Figure 68:

Calibrated CIE 1976 u Result Register

Figure 69:

Calibrated CIE 1976 v Result Register

10.2.20 Calibrated DUV Result Register (Address 0x38:0x3B)

Figure 70:

Calibrated DUV Result Register

10.2.21 Calibrated LUX Result Registers (Addresses 0x3C, 0x3D)

These byte registers are used together as LUX_H: LUX_L.

They create a 16-bit integer value for calibrated LUX. Example $0000001111101000 = 1000$ Lux

Figure 71:

Calibrated LUX Result Register High

Figure 72:

Calibrated LUX Result Register Low

10.2.22 Calibrated CCT Result Registers (Addresses 0x3E, 0x3F)

These byte registers are used together as CCT_H: CCT_L.

They create a 16-bit integer value for sensed CCT in Kelvin. Example: 0000101110111000 = 3000 K

Figure 73:

Calibrated CCT Result Register High

Figure 74:

Calibrated CCT Result Register Low

10.2.23 Firmware Update Registers (Addresses 0x48:0x4B)

The firmware handles two independent images in the flash device: the first one is located on address 0x12000 and the second is on address 0x22000 available. The firmware file has a size of 56k bytes.

Figure 75: Firmware Control Register

Addr: 0x48 (R/W)		FW CNTRL		
Bit	Bit Name	Default	Access	Bit Description
	START		R/W	Set bit once to configure the device for firmware update
6	STOP		W	Reset firmware update state machine
5	BYTES TRANSFERED		R	All 56k bytes are transferred
4	LOCK	\overline{a}	R/W	Lock this firmware for next start
3	SWITCH	\overline{a}	W	Switch between both firmware versions
2	BANK1	\overline{a}	R	Set if bank1 is active, else bank2
	ERROR		R	Error occurred while firmware update

am

Figure 76:

Firmware Byte Counter Register High

Figure 77:

Firmware Byte Counter Register Low

Figure 78:

Firmware Payload Register

11 UART Command Interface

The UART block implements the TX and RX signals as defined in the RS-232 / V.24 standard communication protocol. A SPI Flash is a required operating companion device for the AS7225 to function or to communicate via the UART interface. Using non-verified flash devices can cause communication issues and may not be compatible. See [Figure 83](#page-54-0) for a subset of supported devices, which are tested by **ams**. The "xx" in the serial flash name stands for alternative packages and a reference is provided to the current list of verified flash devices. Flash timing is provided in [Figure 81](#page-53-0) and [Figure 82](#page-53-1) for debug purposes.

11.1.1 UART Feature List

- **●** Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Factory set to 115.2 kBaud
- Supports Serial Frames with 8 Data Bits, no Parity and 1 Stop Bit.

11.1.2 Operation

Transmission

If data is available, it will be moved into the output shift register and the data will be transmitted at the Baud Rate, starting with a Start Bit (logic zero) and followed by a Stop Bit (logic one).

Reception

At any time, with the receiver being idle, if a falling edge of a Start Bit is detected on the input, a byte will be received. The following Stop Bit will be checked to be logic one.

11.2 UART Protocol

Figure 79:

UART Protocol

11.3 SPI Timing Characteristics

The AS7225 contains a serial UART interface to connect to a flash memory. An overview can be found in [Figure 83.](#page-54-0) The required timing characteristics for a serial interface is shown in [Figure 81](#page-53-0) and in [Figure 82](#page-53-1) accordingly. If a Flash memory is used which is not listed in [Figure 83](#page-54-0) it should be ensured that the SPI timing is achieved (for debug purposes). Contact **ams** for requests to support/verify additional flash devices beyond those listed in the most current device verification listing.

Figure 80: SPI Timing Characteristics

am

Figure 81:

SPI Master Write Timing

Figure 82: SPI Master Read Timing

11.4 Serial Flash

A SPI Flash device is a required operating companion to the AS7225. See [Figure 83](#page-54-0) for supported devices, which are tested by **ams**. Using other devices can cause communication issues and may not be compatible. Flash timing is provided in [Figure 81](#page-53-0) and [Figure 82](#page-53-1) for debug purposes.

Figure 83: Flash Memory Overview

Additional devices may have been added to this list after publication of this datasheet. See "AS72xx External Flash program and update" application note available on the **ams** AS7225 product document section of the **ams** website.

am

12 Smart Lighting Command Interface

The Smart Lighting Director supports a high-level, driverless text control interface using its Smart Lighting Command Set (SLCS) communicated through the UART interface. The SLCS provides a rich configuration and control interface to speed the time-to-design and time-to-market for luminaire, replacement lamp and driver manufacturers. The Smart Lighting Director uses a variation of an "AT command model" as popularized by early Hayes modems. The SLCS is integrated into the required binary operating image that is included on the USB memory stick provided with the AS7225 Smart Lighting Demo Kit. Updates or the latest version of the SLCS can be downloaded via [https://download.ams.com.](https://download.ams.com/) Login is required and a login can be obtained through the email address provided on the download site.

A configuration tool is available from **ams** to allow the luminaire, lamp or driver manufacturer to create their own "factory default" conditions that will be integrated with the **ams** -supplied initial binary image to create a ready-to-program default Flash image. The configuration tool is also available from [https://download.ams.com.](https://download.ams.com/)

Write commands are constructed in the format "ATcmd=xxx" with the SLD returning the requested data value followed by the "OK" text reply. Commands that are unsuccessfully interpreted or are otherwise invalid will return an "ERROR" text reply.

For example:

The "Smart Lighting Command Interface", shown below between the network interface and the core of the system, provides access to the Smart Lighting Director's lighting control and configuration functions.

Figure 84: Smart Lighting Command Interface

12.1 AT Commands

The command interface to control the AS7225 is via the UART, using AT commands across the UART interface. The AT command interface block diagram, shown in [Figure 84](#page-56-0) between the host MCU interface and the core of the system, provides access to the AS7225's Cognitive Light Engine's control and configuration functions (see also chapter [UART Command Interface\)](#page-51-0).

In the command description below, numeric values may be specified with no leading prefix, in which case they will be interpreted as decimals, with leading "0x" to indicate that they are hexadecimal numbers, or with a leading "b" to indicate, that they are binary numbers. The commands are grouped into functional areas Texts appearing between angle brackets ('<' and '>') are commands or response argument. A carriage return character, a linefeed character, or both may terminate commands to the SLD. The SLD command output is a response followed by a linefeed character. Note that any command that cannot interpreted or which encounters an error will generate "ERROR" response.

Figure 85: AT Commands

am

13 Application Information

[Figure 86,](#page-62-0) [Figure 87](#page-63-0) and [Figure 88](#page-64-0) show typical application schematics for the AS7225. [Figure 89](#page-65-0) illustrates a routing example for the device and [Figure 90](#page-66-0) gives the recommended pad layout for the LGA package.

13.1 Schematic

AS7225 Color Tuning and Daylighting Application

AS7225 Color Tuning and Daylighting Application: AS7225 Inward-looking luminaire integration requires additional supported sensor via I²C for daylighting.

Figure 86:

Figure 87:

AS7225 Color Tuning, Daylighting Application

AS7225 Daylighting Application: AS7225 Outward-looking luminaire integration uses the integrated sensor for daylighting. CCT-tuning is not supported for outward looking configurations.

Figure 88:

AS7225 Color Tuning, Daylighting Application

13.2 PCB Layout

Figure 89:

Typical Layout Routing

In order to prevent interference, avoid trace routing feedthroughs with exposure directly under the AS7225. An example routing is illustrated in the diagram.

The AS7225 Smart Lighting Integration Kit (SLIK) demo board with schematic and PCB layout documentation is available from **ams** for additional design information.

13.3 PCB Pad Layout

Suggested PCB pad layout guidelines for the LGA package are shown. Flash Gold is recommended as a surface finish for the landing pads.

Figure 90:

Recommended PCB Pad Layout (Top View)

(1) Unless otherwise specified, all dimensions are in millimeters.

(2) Add 0.05 mm all around the nominal lead width and length for the PCB pad land pattern.

(3) This drawing is subject to change without notice.

14 Package Drawings & Markings

Figure 91:

20-Pin LGA Package Outline Drawing (Front Side Marking)

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) This package contains no lead (Pb).
- $(XXXX)$ = tracecode
- (5) This drawing is subject to change without notice.

Figure 92: 20-Pin LGA Package Outline Drawing (Back Side Marking)

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) This package contains no lead (Pb).
- $(XXXX) = tracecode$
- (5) This drawing is subject to change without notice.

am

15 Tape & Reel Information

Figure 93:

Tape Dimensions

(1) All dimensions are in millimeters. Angles in degrees.

(2) Geometric dimensioning and tolerance conform to ASME Y14.5M-1994.

(3) This drawing is subject to change without notice.

16 Soldering & Storage Information

The module has been tested and has demonstrated an ability to be reflow soldered to a PCB substrate. The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of the component. The components should be limited to a maximum of three passes through this solder reflow profile.

Figure 94: Solder Reflow Profile Graph

Figure 95: Solder Reflow Profile

OIOOH

16.1 Manufacturing Process Considerations

The AS7225 package is compatible with standard reflow no-clean and cleaning processes including aqueous, solvent or ultrasonic techniques. However, as an open-aperture device, precautions must be taken to avoid particulate or solvent contamination as a result of any manufacturing processes, including pick and place, reflow, cleaning, integration assembly and/or testing. Temporary covering of the aperture is allowed. To avoid degradation of accuracy or performance in the end product, care should be taken that any temporary covering and associated sealants/debris are thoroughly removed prior to any optical testing or final packaging.

16.2 Storage Information

Moisture sensitivity optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package. To ensure the package contains the smallest amount of absorbed moisture possible, each device is baked prior to being dry packed for shipping. Devices are dry packed in a sealed aluminized envelope called a moisture-barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

16.2.1 Shelf Life

The calculated shelf life of the device in an unopened moisture barrier bag is 12 months from the date code on the bag when stored under the following conditions:

- **●** Shelf Life: 12 months
- **●** Ambient Temperature: <40 °C
- **●** Relative Humidity: <90%

Rebaking of the devices will be required if the devices exceed the 12 month shelf life or the Humidity Indicator Card shows that the devices were exposed to conditions beyond the allowable moisture region.

16.2.2 Floor Life

The module has been assigned a moisture sensitivity level of MSL 3. As a result, the floor life of devices removed from the moisture barrier bag is 168 hours from the time the bag was opened, provided that the devices are stored under the following conditions:

- **●** Floor Life: 168 hours
- **●** Ambient Temperature: <30 °C
- **●** Relative Humidity: <60%

If the floor life or the temperature/humidity conditions have been exceeded, the devices must be rebaked prior to solder reflow or dry packing.

16.3 Rebaking Instructions

When the shelf life or floor life limits have been exceeded, rebake at 50 °C for 12 hours.

17 Revision Information

am

● Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

● Correction of typographical errors is not explicitly mentioned.

18 Legal Information

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

RoHS Compliant & ams Green Statement

RoHS Compliant: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

