

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Not Intended For New Designs

100182 9-Bit Wallace Tree Adder


General Description

The 100182 is a 9-bit Wallace tree adder. It is designed to assist in performing high-speed hardware multiplication. The device is designed to add 9 bits of data 1-bit-slice wide and handle the carry-ins from the previous slices. The 100182 is easily expanded and still maintains four levels of delay regardless of input string length. In conjunction with the

100183 Recode Multiplier, the 100179 Carry Lookahead, and the 100180 High-speed Adder, the 100182 assists in performing parallel multiplication of two signed numbers to produce a signed twos complement product. See 100183 sheet for additional information. All inputs have 50 kΩ pull-down resistors.

Ordering Code: See Section 6


Logic Symbol




Pin Names	Description
D ₀ -D ₈	Data Inputs
D ₀ -D ₈ Cl ₁ -Cl ₃ , Cl _{n-2}	Carry Inputs
CO1-CO3, COn+2	Carry Outputs
PS .	Partial Sum Output
PC S	Partial Carry Output

TL/F/9874-3

Connection Diagrams




24-Pin Quad Cerpak



TL/F/9874-2

TL/F/9874-1



Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature

-65°C to +150°C +150°C Case Temperature under Bias (T_C)
V_{EE} Pin Potential to Ground Pin
Input Voltage (DC)
Output Current (DC Output HIGH)

Operating Range (Note 2)

0°C to +85°C -7.0V to +0.5V VEE to +0.5V

−50 mA -**5.7**V to −4.2V

DC Electrical Characteristics

Maximum Junction Temperature (T_J)

 $V_{EE} = -4.5V$, $V_{CC} = V_{CCA} = GND$, $T_{C} = 0^{\circ}C$ to $+85^{\circ}C$ (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	s (Note 4)	
V _{OH}	Output HIGH Voltage	1025	-955	-880	mV	VIN = VIH (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1810	-1705	- 1620	,	or VIL (Min)	50Ω to $-2.0V$	
V _{OHC}	Output HIGH Voltage	1035			mV	VIN = VIH(Min)	Loading with	
V _{OLC}	Output LOW Voltage			- 1610	l .	or V _{IL (Max)}	50Ω to -2.0V	
V _{IH}	Input HIGH Voltage	-1165		-880	m∨	Guaranteed HIGH Signal for All Inputs		
V _{IL}	Input LOW Voltage	-1810		- 1475	mY	Guaranteed LOW Signal for All Inputs		
ί _Ι L	Input LOW Current	0.50			μ Α	VIN = VIL (Min)		

DC Electrical Characteristics

 $V_{EE} = -4.2V$, $V_{CC} = V_{CCA} = GND$, $T_{C} = 0^{\circ}C$ to $+85^{\circ}C$ (Note 3)

Symbol	Parameter	Min	Тур	Mex	Units	Condition	s (Note 4)	
V _{ОН}	Output HIGH Voltage	-1020		-870	m۷	V _{IN} = V _{IH (Max)}	Loading with	
V _{OL}	Output LOW Voltage	-1810		-1605		or V _{IL (Min)}	50Ω to -2.0V	
VoHC	Output HIGH Voltage	-1030		6.	m∨		Loading with	
V _{OLC}	Output LOW Voltage			- 1595	7117	or V _{IL (Max)}	50Ω to -2.0V	
V _{IH}	input HIGH Voltage	-1150		-870	mV	Guaranteed HIGH Signal for All Inputs		
V _{IL}	Input LOW Voltage	-1810		1475 1475	mV	Guaranteed LOW Signal for All Inputs		
liL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL (Min)}$	· · · · · · · · · · · · · · · · · · ·	

DC Electrical Characteristics

 $V_{EE} = -4.8V$, $V_{CC} = V_{CCA} = GND$, $T_{C} = 0^{\circ}C$ to $+85^{\circ}C$ (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	s (Note 4)	
V _{OH}	Output HIGH Voltage	- 1035		-880	mV	VIN = VIH (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830		-1620		or V _{IL (Min)}	50Ω to -2.0V	
V _{OHC}	Output HIGH Voltage	-1045			mV	V _{IN} = V _{IH (Min)}	Loading with	
V _{OLC}	Output LOW Voltage		,	-1610		or V _{IL (Max)}	50Ω to -2.0V	
V _{IH}	Input HIGH Voltage	-1165		-880	m∨	Guaranteed HIGH Signal for All Inputs		
V _{IL}	Input LOW Voltage	-1830		~ 1490	m∨	Guaranteed LOW Signal for All Inputs		
կը ։	Input LOW Current	0.50			μΑ	V _{IN} = V _{IL} (Min)		

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Parametric values specified at -4.2V to -4.8V.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DC Electrical Characteristics

 $V_{\text{EE}} = -4.2 \text{V}$ to -4.8 V unless otherwise specified, $V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$, $T_{\text{C}} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Min	Тур	Max	Units	Conditions
I _{IH}	Input HIGH Current CI ₁ -CI ₃ , CI _{n-2} D ₁ , D ₃ , D ₄ , D ₅ , D ₆ , D ₈			300	μА	V _{IN} ≢ V _{IH (Max)}
	D ₀ , D ₂ , D ₇			250	1	a de de de la composition della composition dell
IEE	Power Supply Current	-260	180	-125	mA	Inputs Open


Ceramic Dual-In-Line Package AC Electrical Characteristics $V_{\text{EE}} = -4.2 \text{V to } -4.8 \text{V, } V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$

Symbol	Parameter	T _C	= 0°C	T _C =	T _C = +25°C		T _C = +85°C		Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH} t _{PHL}	Propagation Delay D _n to CO _{n+2}	1.40	4.50	1.40	4.50	1.50	4.70	ns	
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₁	1.30	4.80	1.30	4.70	1.50	5.0 0	ns	
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₂	2.20	6.20	2.20	6.10	2.30	6.40	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₃	1.30	4.70	1.40	4.70	1.50	5.00	ns	
t _{PLH} t _{PHL}	Propagation Delay D _n to PS, PC	2.50	7.20	2.50	7.20	2.70	7.40	ns	
t _{PLH} t _{PHL}	Propagation Delay Cl _{n-2} , Cl ₁ to CO ₂	1.00	3.50	1.00	3.40	1.10	3.70	ns	·
t _{PLH} t _{PHL}	Propagation Delay Cl _{n-2} , Cl ₁ to PS, PC	1.50	4.50	1.50	4.45	1.60	4.60	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay Cl ₃ , Cl ₂ to PS, PC	0.80	3.30	0.8 0	3.20	0.90	3.60	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	Figures 1 and 2




Cerpak AC Electrical Characteristics $V_{EE} = -4.2 V$ to -4.8 V, $V_{CC} = V_{CCA} = GND$

	1	$T_C = 0^{\circ}C$ $T_C = +25^{\circ}C$							
Symbol	Parameter	T _C =	- 0°C	T _C =	+ 25°C	T _C = -	+ 85°C	Units	Conditions
		Min	Max	Min	Max	Min	Max	.:	
t _{PLH} t _{PHL}	Propagation Delay D _n to CO _{n+2}	1.40	4.30	1.40	4.30	1.50	4.50	r s	
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₁	1.30	4.60	1.30	4.50	1.50	4.80	ne	
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₂	2.20	6.00	2.20	5.90	2.30	6.20	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay D _n to CO ₃	1.30	4.50	1.40	4.50	1.50	4.80	ns	
t _{PLH} t _{PHL}	Propagation Delay D _n to PS, PC	2.50	7.00	2.50	7.00	2.70	7.20	ns	
t _{PLH} t _{PHL}	Propagation Delay Cl_{n-2} , Cl_1 to CO_2	1.00	3.30	1.00	3.20	1.10	3.50	ns	
t _{PLH} t _{PHL}	Propagation Delay Cl _{n-2} , Cl ₁ to PS, PC	1.50	4.30	1.50	4.25	1.60	4 .40	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay Cl ₃ , Cl ₂ to PS, PC	0.80	3.10	0.80	3.00	0.90	3.40	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.50	0.45	1.50	ns	Figures 1 and 2








Application

Typical Horizontal Interconnection of 9-Bit Wallace Tree Adders F100182



TL/F/9874-9

