SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001



- **UVLO for Internal 5-V Regulation**  $\bullet$
- **Low-Standby Current . . . 0.5 mA Typical**
- $\bullet$  $T_A = -40^\circ \text{C}$  to 85 $^\circ \text{C}$

#### **description**

The TPS5103 is a synchronous buck dc/dc controller, designed for notebook PC system power. The controller has three user-selectable operation modes available: hysteretic mode, fixed-frequency PWM control, or SKIP control.

In high-current applications, where fast transient response is advantageous for reducing bulk capacitance, the hysteretic mode is selected by connecting the  $R<sub>T</sub>$  pin to VREF5. Selecting the PWM/SKIP modes for less demanding transient applications is ideal for conserving notebook battery life under light load conditions. The device includes high-side and low-side MOSFET drivers capable of driving low r<sub>ds(on)</sub> N-channel MOSFETs.

The user-selectable overcurrent protection (OCP) threshold is set by an external TRIP-pin resistor in order to protect the system. The TPS5103 is configured so that a current-sense resistor is not required, improving the operating efficiency.



**Figure 1. Typical Design**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Products conform to specifications per the terms of Texas Instruments<br>standard warranty. Production processing does not necessarily include<br>testing of all parameters.



**PRODUCTION DATA information is current as of publication date. Copyright**  $\bullet$  2001, Texas Instruments Incorporated

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **functional block diagram**





SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **Terminal Functions**





SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **detailed description**

### **REF**

The reference voltage is used for the output voltage setting and the voltage protection(COMP). The tolerance is 1.5% typically.

### **VREF5**

An internal linear voltage regulator is used for the high-side driver bootstrap voltage. Since the input voltage range is from 4.5 V to 25 V, this voltage offers a fixed voltage for the bootstrap voltage so that the design for the bootstrap is much easier. The tolerance is 6%.

### **hysteretic comparator**

The hysteretic comparator is used to regulate the output voltage of the synchronous-buck converter. The hysteresis is set internally and is typically 9.7 mV. The total delay time from the comparator input to the driver output is typically 400 ns for going both high and low.

### **error amplifier**

The error amplifier is used to sense the output voltage of the synchronous buck converter. The negative input of the error amplifier is connected to the VREF (1.185 V) with a resistive divider network. The output of the error amplifier is brought out to the FB terminal to be used for loop-gain compensation.

### **low-side driver**

The low-side driver is designed to drive low-r<sub>ds(on)</sub> n-channel MOSFETs. The maximum drive voltage is 5 V from VREF5. The current rating of the driver is typically 1.2 A at sink current, and –1.5 A at source current.

#### **high-side driver**

The high-side driver is designed to drive low-r<sub>ds(on)</sub> n-channel MOSFETs. The current rating of the driver is 1.2 A at sink current, and –1.7 A at source current. When configured as a floating driver, the bias voltage to the driver is developed from VREF5, limiting the maximum drive voltage between OUT u and LL to 5 V. The maximum voltage that can be applied between LH and OUTGND is 30 V.

### **driver deadtime control**

The deadtime control prevents shoot-through current from flowing through the main power FETs. During switching transitions the deadtime control actively controls the turnon time of the MOSFET drivers. The typical deadtime from the low-side-driver-off to the high-side-driver-on is 90 ns, and 110 ns from high-side-driver-off to low-side-driver-on.

### **COMP**

COMP is designed for use with a regulation-output monitor. COMP also functions as an internal comparator used for any voltage protection such as the input under voltage protection. If the input voltage is lower than the setpoint, the comparator turns off and prevents external parts from being damaged. The investing terminal of the comparator is internally connected to REF (1.185 V).

#### **current protection**

Current protection is achieved by sensing the high-side power MOSFET drain-to-source voltage drop during on-time through VCC\_SENSE and LL terminals. An external resistor between VREG5V\_IN and TRIP, with the an internal current source connected to the current comparator negative input, adjusts the current limit. The typical internal current source value is 15 µA in PWM mode, and 5 µA in SKIP mode. When the voltage on the positive terminal is lower than the negative terminal, the current comparator turns on the trigger, and then activates the oscillator. This oscillator repeatedly resets the trigger until the overcurrent condition is removed. The capacitor on the  $C<sub>T</sub>$  terminal can be open or added to adjust the reset frequency.



### **detailed description (continued)**

#### **softstart**

SOFTSTART sets the sequencing of the output for any possibility. The capacitor value for a start-up time can be calculated by the following equation:

 $C = 2 \times T (\mu F)$ 

Where C is the external capacitor value, and T is the required start-up time in (ms).

#### **standby**

The controller can be switched into the standby mode by grounding the STBY terminal. When it is in standby mode, the quiescent current is less than 1.0 µA.

#### **UVLO**

The under-voltage lockout (ULVO) threshold is approximately 3.8 V. The typical hysteresis is 55 mV.

#### **5-V switch**

If the internal 5-V switch senses a 5-V input from REG5V, the internal 5-V linear regulator will be disconnected from the MOSFET drivers. The external 5 V will be used for both the low-side driver and the high-side bootstrap, thus, increasing the efficiency.

#### **PWM/SKIP switch**

The PWM/SKIP switch selects the output operating mode. This controller has three operational modes, PWM, SKIP, and hysteretic. The PWM and SKIP mode control should be used for slower-transient applications.

#### **oscillator**

The oscillator gives a triangle wave by connecting an external resistor to  $R<sub>T</sub>$  and an external capacitor to  $C<sub>T</sub>$ . The voltage amplitude is 0.43 V  $\sim$  1.17 V. This wave is connected to the noninverting input of the PWM comparator.







#### SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. See Dissipation Rating Table for free-air temperature range above 25°C.

#### **DISSIPATION RATING TABLE**



#### **recommended operating conditions**





### **electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 7 V (unless otherwise noted)**

#### **reference voltage**



† Not a JEDEC symbol.

#### **oscillator**



† Not a JEDEC symbol.

 $†$  The output voltages of oscillator (f = 200 kHz) are ensured by design.

#### **error amp**



† Not a JEDEC symbol.

#### **hysteresis comparator§**



§ The numbers in the table include the driver delay. All numbers are ensured by design.

#### **control**





SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 7 V (unless otherwise noted) (continued)**

#### **5-V regulator**



† Not a JEDEC symbol.

#### **5-V switch**



#### **UVLO**



#### **output**





SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### electrical characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 7 V **(unless otherwise noted) (continued)**

#### **softstart**



#### **output voltage monitor**



#### **driver deadtime section**



#### **whole device**





**Figure 2. Test Circuit**







SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001





SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001







SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001



![](_page_12_Picture_4.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_13_Picture_3.jpeg)

![](_page_13_Picture_4.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

![](_page_14_Figure_2.jpeg)

![](_page_14_Figure_3.jpeg)

![](_page_14_Picture_4.jpeg)

![](_page_15_Figure_2.jpeg)

![](_page_15_Picture_4.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

![](_page_16_Figure_2.jpeg)

![](_page_16_Picture_4.jpeg)

![](_page_17_Figure_2.jpeg)

**Figure 35**

![](_page_17_Picture_4.jpeg)

### **APPLICATION INFORMATION**

### **overshoot of output rectangle wave**

The drivers in the TPS5103 controller are fast and can produce high transients on  $V_{CC}$  or the junction of Q1 and Q2 (shown below). Care must be taken to insure that these transients do not exceed the absolute maximum rating for the device or associated external component. A low-ESR capacitor connected directly from Q1 drain to Q2 source can greatly reduce transient pulses on  $V_{CC}$ . Also, Q1 turnon speed can be reduced by adding a resistor (5 – 15 Ω) in series with OUT\_u. Poor layout of the switching node (V1 in Figure 36) can result in the requirement for additional snubber circuitry required from V1 to ground.

![](_page_18_Figure_5.jpeg)

**Figure 36. Output Rectangle Wave**

The high-current Schottky diode (D1) can be removed provided an alternate way of preventing negative voltages on LL (≥0.5 V) is used (refer to Figure 38).

![](_page_18_Figure_8.jpeg)

**Figure 37. High-Current Schottky Diode**

![](_page_18_Picture_10.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

Resistor  $(R<sub>g</sub>)$  is moved from the gate of the top FET and placed in series with LL. This allows for a smaller Schottky diode (DX) to be used.

![](_page_19_Figure_4.jpeg)

**Figure 38. High-Current Schottky Diode Removed**

### **application for general power**

The design shown in this data sheet is a reference design for a general power supply application. An evaluation module (EVM), TPS5103EVM-136 (SLVP136), is available for customer testing and evaluation. The intent is to allow a customer to fully evaluate the given design using the plug-in EVM supply shown here. For subsequent customer board revisions, the EVM design can be copied onto the users PCB to shorten design cycle time, component count, and board cost.

To help the customers design the power supply using the TPS5103, some key design procedures are shown in Figure 39.

![](_page_19_Figure_9.jpeg)

![](_page_19_Figure_10.jpeg)

![](_page_19_Picture_11.jpeg)

### **APPLICATION INFORMATION**

#### **output voltage setpoint calculation**

The output voltage is set by the reference voltage and the voltage divider. In the TPS5102, the reference voltage is 1.185 V, and the divider is composed of two resistors in the EVM design that are R4 and R5, or R14 and R15. The equation for the setpoint is shown below.

$$
R2 = \frac{R1 \times V_{ref}}{V_O - V_{ref}}
$$

Where R1 (> 10 kΩ) is the top resistor R2 is the bottom resistor (kΩ), V<sub>O</sub> is the required output voltage, and V<sub>ref</sub> is the reference voltage (1.185 V in TPS5103).

Example: R1 = 1 kΩ; V<sub>ref</sub> = 1.185 V; V<sub>O</sub> = 1.8 V, then R2 = 1.9 kΩ.

Some of the most popular output voltage setpoints are calculated in Table 2.

**Table 2. Output Voltage Setpoints**

Vo	1.3V	.5V	1.8V	2.5V	3.3V	5.0V
R1 (k $\Omega$ )	10	10	10	10	10	10
$R2$ (k $\Omega$ )	100	37	19	9	5.6	3.1

If higher precision resistor is used, the output voltage setpoint can be more accurate.

In some applications, the output voltage is required to be lower than the reference voltage. With a few extra components, this lower voltage can be easily achieved. Figure 40 shows the method for accomplishing this.

![](_page_20_Figure_13.jpeg)

#### **Figure 40. Application With Extra Components for Lower Output Voltage**

In the schematic,  $R_{z1}$ ,  $R_{z2}$ , and the Zener are the extra components.  $R_{z1}$  is used to give the Zener enough current to build up the Zener voltage. The Zener voltage is added to INV through  $R_{z2}$ . Therefore, the voltage on INV is still equal to the IC internal voltage (1.185 V), even if the output voltage is regulated at a lower setpoint. The equation for setting up the output voltage is shown below:

$$
R_{Z2} = \frac{\left(V_{(Z)} - V_{ref}\right)}{\frac{\left(V_{ref} - V_{O}\right)}{R1} + \frac{V_{ref}}{R2}}
$$

Where R<sub>z2</sub> is the adjusting resistor for low-output voltage, V<sub>(z)</sub> is the Zener voltage, V<sub>ref</sub> is the internal reference voltage, R1 is the top resistor of the voltage sensing network, R2 is the bottom resistor of the sensing network, and  $V_{\Omega}$  is the required output voltage setpoint.

Example: Assuming the required output voltage setpoint is  $V_O = 0.8$  V,  $V_{(z)} = 5$  V, R1 = 1 kΩ; R2 = 1 kΩ, then the R<sub>z2</sub> = 2.43 kΩ.

![](_page_20_Picture_19.jpeg)

### **APPLICATION INFORMATION**

### **switching frequency**

With hysteretic control, the switching frequency is a function of the following:

- $\bullet$ input voltage
- $\ddot{\bullet}$ output voltage
- $\frac{1}{\bullet}$ hysteresis window
- $\frac{1}{\bullet}$ delay of the hysteresis comparator and the driver
- $\frac{1}{\bullet}$ output inductance
- $\ddot{\bullet}$ resistance in the output inductor
- $\ddot{\bullet}$ output capacitance
- $\overline{\bullet}$ ESR and ESL in the output capacitor
- $\overline{\bullet}$ output current
- $\overline{\bullet}$ turnon resistance of the high-side and the low-side MOSFET

This is a very complex equation if everything is included. To make it more useful to the designers, a simplified equation only considers the most influential factors. The tolerance of this equation is about 30%.

$$
f\text{s} = \frac{V_{\text{O}} \times (V_{\text{I}} - V_{\text{O}}) \times (\text{ESR} - (10 \times 10^{-7} + \text{Td})/C_{\text{O}})}{V_{\text{I}} \times (V_{\text{I}} \times \text{ESR} \times (10 \times 10^{-7} + \text{Td}) + 0.0097 \times L_{\text{(O)}} - \text{ESL} \times V_{\text{I}})}
$$

Where fs is the switching frequency (Hz), V<sub>O</sub> is the output voltage, V<sub>I</sub> is the input voltage, C<sub>O</sub> is the output capacitance, ESR is the equivalent series resistance in the output capacitor  $(Ω)$ , ESL is the equivalent series inductance in the output capacitor  $(H)$ ,  $L_{(O)}$  is the output inductance  $(H)$ , and Td is the output feedback RC filter time constant (s).

For example: V<sub>I</sub> = 5 V, V<sub>O</sub> = 1.8 V, C<sub>O</sub> = 680 μF; ESR = 40 mΩ; ESL = 3 nH; L<sub>(O)</sub> = 6 μH; Td = 0.5 μs.

Then, the frequency  $(fs) = 122$  kHz.

### **output inductor ripple current**

The output inductor current ripple can affect not only the efficiency and the inductor saturation, but also the output voltage capacitor selection. The equation is exhibited as below:

$$
I_{(ripple)} = \frac{V_I - V_O - I_O(r_{ds(on)} + RL)}{L_O} \times D \times Ts
$$

Where l<sub>(ripple)</sub> is the peak-to-peak ripple current (A) through inductor; V<sub>I</sub> is the input voltage, V<sub>O</sub> is the output voltage,  $I_O$  is the output current,  $r_{ds(on)}$  is the on-time resistance of MOSFET (Ω), D is the duty cycle, and Ts is the switching cycle (S). From the equation, it can be seen that the current ripple can be adjusted by changing the output inductor value.

Example: V<sub>I</sub> = 5 V, V<sub>O</sub> = 1.8 V, I<sub>O</sub> = 5 A, r<sub>ds(on)</sub> = 10 mΩ, RL = 5 mΩ, D = 0.36, Ts = 10 μs, L<sub>(O)</sub> = 6 μH

Then, the  $I_{(ripole)} = 2$  A.

### **output capacitor RMS current**

Assuming the inductor ripple current totally goes through the output capacitor to the ground, the RMS current in the output capacitor can be calculated as:

$$
I_{O(rms)} = \frac{\Delta I}{\sqrt{12}}
$$

![](_page_21_Picture_29.jpeg)

### **APPLICATION INFORMATION**

#### **output capacitor RMS current**

Where I<sub>O(rms)</sub> is the maximum RMS current in the output capacitor (A), and ∆I is the peak-to-peak inductor ripple current (A).

Example:  $\Delta I = 2$  A, so  $I_{O(rms)} = 0.58$  A

#### **input capacitor RMS current**

Assuming the input ripple current totally goes into the input capacitor to the power ground, the RMS current in the input capacitor can be calculated as:

$$
I_{\text{I(rms)}} = \sqrt{I_0^2 \times D \times (1 - D) + \frac{1}{12} \times D \times \text{tripple}^2}
$$

Where  $I_{I(rms)}$  is the input RMS current in the input capacitor (A),  $I_O$  is the output current (A), and D is the duty cycle. From the equation, it can be seen that the highest input RMS current usually occurs at the lowest input voltage, so it is the worst case design for the input capacitor ripple current.

Example:  $I_{\text{O}} = 5$  A; D = 0.36

Then,  $I_{\text{I(rms)}} = 3.36$  A

#### **softstart**

The softstart timing can be adjusted by selecting the soft-start capacitor value. The equation is shown below.

 $C_{(soft)} = 2 \times T_{(soft)}$ 

Where C<sub>(soft)</sub> is the softstart capacitance ( $\mu$ F), T<sub>(soft)</sub> is the start-up time on the softstart terminal (s).

Example:  $T<sub>(soft)</sub> = 5$  ms, so,  $C<sub>(soft)</sub> = 0.01 \mu F$ .

### **current protection**

The current protection in the TPS5103 is set using an internal current source and an external resistor to set up the current limit. The sensed, high-side MOSFET drain-to-source voltage drop is compared to the set point, if the voltage drop exceeds the limit, the internal oscillator is activated, and continuously resets the current limit until the over-current condition is removed. The equation below should be used for calculating the external resistor value for current protection:

PWM or HYS mode

\n
$$
Rcl = \frac{r_{ds,on} \times \left(1_{(trip)} + \text{lind}(p-p)/2\right)}{0.000015}
$$
\nSKIP mode

\n
$$
Rcl = \frac{r_{ds,on} \times \frac{1}{(trip)} + \text{lind}(p-p)/2}{0.000005}
$$

Where, Rcl is the external current limit resistor (R10, R11), r<sub>ds(on)</sub> is the high side MOSFET on-time resistance, I<sub>(trip)</sub> is the required current limit, and lind(p-p) is the peak-to-peak output inductor current.

Example: PWM mode or HYS mode

$$
r_{ds(on)} = 10 \text{ m}\Omega, l_{(trip)} = 5 \text{ A}, \text{ lind(p-p)} = 2 \text{ A}, \text{ so } \text{Rcl} = 4 \text{ k}\Omega
$$

Example: SKIP mode

 $r_{ds(on)} = 10$  m $\Omega$ ,  $I_{(trip)} = 2$  A,  $I_{(inp)} = 1$  A, so Rcl = 5 k $\Omega$ 

![](_page_22_Picture_25.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

#### **loop-gain compensation**

Voltage mode control is used in this controller for the output voltage regulation. To achieve fast, stabilized control, two parts are discussed in this section: the power stage small signal modeling and the compensation circuit design.

For the buck converter, the small-signal modeling circuit is shown in Figure 41.

![](_page_23_Figure_6.jpeg)

**Figure 41. Small-Signal Modeling Circuit**

From this equivalent circuit, several control transfer functions can be derived: input-to-output, output impedance, and control-to-output. Typically, the control-to-output transfer function is used for the feedback control design.

Assuming  $R_C$  and  $R_L$  are much smaller than R, the simplified small signal control-to-output transfer function equation is shown below.

$$
\frac{\hat{V}od}{\hat{d}} = \frac{(1 + sCRC)}{1 + s[C \times (RC + R_L) + \frac{L}{R}] + s^2LC}
$$

Where C is the output capacitance, Rc is the equivalent serial resistance (ESR) in the output capacitor, L is the output inductor, RL is the equivalent serial resistance (ESR) in the output inductor, and R is the load resistance.

To achieve the fast transient response and the better output voltage regulation, a compensation circuit is added to improve the feedback control. The whole system is shown in Figure 42.

![](_page_23_Figure_13.jpeg)

**Figure 42. Loop-Gain Compensation**

The typical compensation circuit used as an option in the EVM design is a part of the output feedback circuit. The circuitry is shown in Figure 43.

![](_page_23_Picture_16.jpeg)

### **APPLICATION INFORMATION**

### **loop-gain compensation (continued)**

![](_page_24_Figure_4.jpeg)

**Figure 43. Typical Compensation Circuit**

This circuit is composed of one integrator, two poles, and two zeros.

Assuming  $R1 \ll R2$  and  $C2 \ll C3$ , the equation is:

Comp = 
$$
\frac{(1 + sC3R4) \times (1 + sC2R2)}{sC3R2(1 + sC2R4)(1 + sC1R1)}
$$

Therefore,

Pole 
$$
1 = \frac{1}{2\pi C 1RT}
$$
   
Pole  $2 = \frac{1}{2\pi C 2R4}$   
Zero  $2 = \frac{1}{2\pi C 3R4}$    
Zero  $1 = \frac{1}{2\pi C 2R2}$   
Integrate  $= \frac{1}{2\pi f C 3R2}$ 

A simplified version used in the EVM design is shown in Figure 44.

![](_page_24_Figure_12.jpeg)

![](_page_24_Figure_13.jpeg)

Assuming C2 << C3, the equation is:

$$
Comp = \frac{(1 + sC3R4)}{sC3R2(1 + sC2R4)}
$$

![](_page_24_Picture_16.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

### **loop-gain compensation (continued)**

There is one pole, one zero, and one integrator.

$$
Zero = \frac{1}{2\pi C3R4}
$$
 Pole =  $\frac{1}{2\pi C2R4}$  Integrate =  $\frac{1}{2\pi f C3R2}$ 

The loop-gain concept is used to design a stable and fast feedback control. The loop-gain equation is derived by the control-to-output transfer function times the compensation. The equation is shown below.

 $Loop - gain = Vod X$  Comp

By using a bode plot, the amplitude and the phase of this equation can be drawn with software such as MathCad. In turn, the stability can be easily designed by adjusting the compensation perimeters. The sample bode plot shown in Figure 45 explains the phase margin, gain margin, and the crossover frequency.

The gain is drawn as 20 log (loop-gain), and the phase is in degrees. To explain them clearer, 180 degrees is added to the phase, so that the gain and phase share the same zero.

Where the gain curve touches the zero is the crossover frequency. The higher this frequency is, the faster the transient response is, since the transient recovery time is 1/(crossover frequency). The phase to the zero is the phase margin at the crossover frequency. The phase margin should be at least 60 degrees to cover all the condition changes, such as temperature. The gain margin is the gap between the gain curve and the zero when the phase curve touches the zero. This margin should be at least 20 dB to assure the stability over all conditions.

![](_page_25_Figure_11.jpeg)

**Figure 45. Sample Bode Plot (not the EVM)**

### **synchronization**

Some applications require switching-clock synchronization. The following two methods are used for synchronization.

 $\bullet$ Triangle-wave synchronization

![](_page_25_Picture_16.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

### **synchronization (continued)**

![](_page_26_Figure_4.jpeg)

**Figure 46. Triangle-Wave Synchronization**

 $\bullet$ Square-wave synchronization

It can be seen that  $R_T$  and  $C_T$  are removed from the circuit. Therefore, two components are saved. This method is good for the synchronization between two controllers. If the controller needs to be synchronized with a digital circuit such as a DSP, usually the square-type clock signal is used. The configuration shown in Figure 47 is for this type of application.

![](_page_26_Figure_8.jpeg)

**Figure 47. Square-Wave Synchronization**

An external resistor is added into the circuit, but R<sub>T</sub> is still removed. C<sub>T</sub> is kept to be a part of the RC circuit generating the triangle waveform for the controller. Assuming the peak value of the square is known, the resistor and the capacitor can be adjusted to achieve the correct peak-to-peak value and the offset value.

### **layout guidelines**

Good power supply results will only occur when care is given to proper design and layout. Layout will affect noise pickup and generation, and can cause a good design to perform with less than expected results. With a range of currents from milliamps to tens or even hundreds of amps, good power-supply layout is much more difficult than most general PCB designs. The general design should proceed from the switching node to the output, then back to the driver section and, finally, place the low-level components. Below are several specific points to consider before layout of a TPS5103 design begins.

- $\bullet$  All sensitive analog components should be referenced to ANAGND. These include components connected to VREF5, Vref, INV, LH, and COMP .
- $\bullet$  Analog ground and drive ground should be isolated as much as possible. Ideally, analog ground will connect to the ground side of the bulk storage capacitors on  $V_{\Omega}$ , and drive ground will connect to the main ground plane close to the source of the low-side FET.
- $\bullet$  Connections from the drivers to the gate of the power FETs should be as short and wide as possible to reduce stray inductance. This becomes more critical if external gate resistors are not being used.
- $\bullet$ The bypass capacitor for  $V_{CC}$  should be placed close to the TPS5103.

![](_page_26_Picture_17.jpeg)

### **APPLICATION INFORMATION**

### **layout guidelines (continued)**

- $\bullet$  When configuring the high-side driver as a floating driver, the connection from LL to the power FETs should be as short and as wide as possible.
- $\bullet$  When configuring the high-side driver as a floating driver, the bootstrap capacitor (connected from LH to LL) should be placed close to the TPS5103.
- $\bullet$ When configuring the high-side driver as a ground-referenced driver, LL should be connected to DRVGND.
- $\bullet$ The bulk-storage capacitors across  $V<sub>l</sub>$  should be placed close to the power FETS. High-frequency bypass capacitors should be placed in parallel with the bulk capacitors and connected close to the drain of the high-side FET and to the source of the low-side FET.
- $\bullet$ High-frequency bypass capacitors should be placed across the bulk-storage capacitors on  $V_O$ .
- $\bullet$  LH and LL should be connected very close to the drain and source, respectively, of the high-side FET. LH and LL should be routed very close to each other to minimize differential-mode noise coupling to these traces. Ceramic-decoupling capacitors should be placed close to where  $\mathrm{V_{CC}}$  connects to  $\mathrm{V_{I}}$ , to reduce high-frequency noise coupling on  $V_{CC}$ .
- $\bullet$ The output-voltage sensing trace should be isolated by either ground trace or  $V_{CC}$  trace.

#### **test results**

The tests are conducted at  $T_A = 25^{\circ}C$ , the point voltage is 5 V.

![](_page_27_Picture_13.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

![](_page_28_Figure_3.jpeg)

![](_page_28_Picture_4.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

![](_page_29_Figure_3.jpeg)

**Figure 54**

**Figure 55**

![](_page_29_Picture_6.jpeg)

### **APPLICATION INFORMATION**

#### **Table 3. Bill of Materials (see Note 3)**

![](_page_30_Picture_522.jpeg)

† Components for optional mode test only.

NOTE 3: This operation mode is PWM mode only.  $V_1$  = 4.5 V to 10 V,  $V_O$  = 1.8 V, and  $I_O$  = 4 A (see Table 8 for other applications.)

![](_page_30_Picture_7.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

![](_page_31_Figure_2.jpeg)

**APPLICATION INFORMATION**

**Figure 56. Top Layer**

![](_page_31_Figure_5.jpeg)

**Figure 57. Bottom Layer (Top View)**

![](_page_31_Picture_7.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

![](_page_32_Figure_2.jpeg)

### **APPLICATION INFORMATION**

**Figure 58. Top Assembly**

![](_page_32_Figure_5.jpeg)

![](_page_32_Figure_6.jpeg)

![](_page_32_Picture_7.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

### **APPLICATION INFORMATION**

#### **Table 4. Test Specifications**

![](_page_33_Picture_331.jpeg)

#### **Table 5. EVM Operating Specifications**

![](_page_33_Picture_332.jpeg)

This EVM is designed to cover as many applications as possible. For more specific applications, the circuit can be simpler. Table 6 gives some recommendations.

#### **Table 6. EVM Application Recommendations**

![](_page_33_Picture_333.jpeg)

### **Table 7. Vendor and Source Information**

![](_page_33_Picture_334.jpeg)

![](_page_33_Picture_12.jpeg)

### **APPLICATION INFORMATION**

High-current applications are described in Table 8. The values are recommendations based on actual test circuits. Many variations are possible based on the requirements of the user. Performance of the circuit is dependent upon the layout rather than on the specific components, if the device parameters are not exceeded. The power stage, having the highest current levels and greatest dv/dt rates, should be given the most attention, as both the supply and load can be severely affected by the power levels and edge rates.

![](_page_34_Picture_364.jpeg)

#### **Table 8. High-Current Applications**

![](_page_34_Picture_6.jpeg)

SLVS240A – SEPTEMBER 1999 – REVISED MAY 2001

**MECHANICAL DATA**

#### **DB (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE PACKAGE**

![](_page_35_Figure_5.jpeg)

![](_page_35_Figure_6.jpeg)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

![](_page_35_Picture_11.jpeg)

![](_page_36_Picture_0.jpeg)

www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**

![](_page_36_Picture_228.jpeg)

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_37_Picture_0.jpeg)

# **PACKAGE OPTION ADDENDUM**

![](_page_38_Picture_1.jpeg)

**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 

![](_page_38_Figure_4.jpeg)

![](_page_38_Figure_5.jpeg)

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_38_Figure_7.jpeg)

![](_page_38_Picture_222.jpeg)

![](_page_38_Picture_223.jpeg)

![](_page_39_Picture_0.jpeg)

www.ti.com www.ti.com 3-Jun-2022

# **PACKAGE MATERIALS INFORMATION**

![](_page_39_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_39_Picture_72.jpeg)

### **TEXAS NSTRUMENTS**

www.ti.com www.ti.com 3-Jun-2022

### **TUBE**

![](_page_40_Figure_5.jpeg)

# **B - Alignment groove width**

\*All dimensions are nominal

![](_page_40_Picture_89.jpeg)

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated