

Single-Phase PWM Controller with Light-Load Efficiency Optimization

FEATURES

- 1.5-V to 19-V Conversion Voltage Range
- 4.5-V to 14-V Supply Voltage Range
- Voltage Mode Control
- Skip Mode at Light Load for Efficiency Optimization
- High Precision 0.5% Internal 0.8-V Reference
- Adjustable Output Voltage from 0.8 V to $0.7 \times V_{IN}$
- Internal Soft-Start
- Supports Pre-biased Startup
- Supports Soft-Stop
- Programmable Switching Frequency from 250 kHz to 1 MHz
- Overcurrent Protection
- Inductor DCR Sensing for Overcurrent
- $R_{DS(on)}$ Sensing for Zero Current Detection
- Overvoltage and Undervoltage Protection
- Open Drain Power Good Indication
- Internal Bootstrap Switch
- Integrated High-Current Drivers Powered by VCCDR
- Small 3 mm x 3 mm, 16-Pin QFN Package

APPLICATIONS


- Server and Desktop Computer Subsystem Power Supplies
- DDR Memory and Termination Supply
- Distributed Power Supply
- General DC/DC Converter

DESCRIPTION

TPS53211 is a single phase PWM controller with integrated high-current drivers. It is used for 1.5 V up to 19 V conversion voltage.

TPS53211 features a skip mode solution that optimizes the efficiency at light load condition without compromising the output voltage ripple. The device provides pre-biased startup, soft-stop, integrated bootstrap switch, power good function, EN/Input UVLO protection. It supports conversion voltages up to 19 V, and output voltages adjustable from 0.8 V to $0.7 \times V_{IN}$.

The TPS53211 is available in the 3 mm × 3 mm, 16-pin, QFN package (Green RoHs compliant and Pb free) and is specified from -40°C to 85°C .



UDG-11173



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TA	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN
-40°C to 85°C	Plastic QFN (RGT)	TPS53211RGTR	16	Tape and Reel	3000	Green (RoHS and no Pb/Br)
		TPS53211RGTT		Mini Reel	250	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNITS
Input voltage range ⁽²⁾	VCC, EN		-0.3	15	V
	VCCDR		-0.3	7.7	
	BOOT	dc	-0.3	36	
	BOOT to PHASE	dc	-0.3	7.7	
		transient < 200 ns	-5	7.7	
	PHASE	dc	-3	26	
		transient < 200 ns	-5	30	
FB, VSEN, OSC		-0.3	3.6		
CSP, CSN	$V_{VCC} > 7.5\text{ V}$	-0.7	6		
	$V_{VCC} \leq 7.5\text{ V}$	-0.7	VCC-1.5		
Output voltage range ⁽³⁾	UGATE		-0.3	36	V
	UGATE to PHASE, LGATE	dc	-0.3	7.7	
		transient < 200 ns	-5	7.7	
	COMP		-0.3	3.6	
PGOOD		-0.3	15		
Ground pins	GND		-0.3	0.3	V
	FBG		-0.3	0.3	
Electrostatic discharge	Human Body Model (HBM)			1500	V
	Charged Device Model (CDM)			500	
Storage junction temperature			-55	150	°C
Operating junction temperature			-40	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.
- (3) Voltage values are with respect to the SW terminal.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS53211	UNITS
		QFN	
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	51.3	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	85.4	
θ_{JB}	Junction-to-board thermal resistance	20.1	
Ψ_{JT}	Junction-to-top characterization parameter	1.3	
Ψ_{JB}	Junction-to-board characterization parameter	19.4	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/spra953).

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNITS
Input voltage range	VCC	4.5		14	V
	EN	-0.1	$V_{VCC}+0.1$		
	VCCDR	4.5		7	
	BOOT	dc	-0.1	34	
	BOOT to PHASE	dc	-0.1	7	
		transient < 200ns	-3	7	
	PHASE	dc	-1	24	
		transient < 200ns	-3	28	
	FB, VSEN, OSC	-0.1		3.3	
CSP, CSN	$V_{VCC} > 7.5 V$	-0.1		5.5	
	$V_{VCC} \leq 7.5 V$	-0.1	$V_{VCC}-2$		
Output voltage range	UGATE	-0.1		34	V
	UGATE to PHASE, LGATE	dc	-0.1	7	
		transient < 200 ns	-3	7	
	COMP	-0.1		3.3	
PGOOD	-0.1		12		
Ground pins	GND	-0.1		0.1	
	FBG	-0.1		0.1	
Junction temperature range, T_J		-40		125	°C
Operating free-air temperature, T_A		-40		85	°C

TPS53211

SLUSAA9A – SEPTEMBER 2011 – REVISED NOVEMBER 2012

www.ti.com

ELECTRICAL CHARACTERISTICS⁽¹⁾

over operating free-air temperature range, VCC = 12V, PGND = GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY						
V _{VCC}	VCC supply voltage	Nominal input voltage range	4.5		12	V
V _{POR}	VCC POR threshold	Ramp up; EN = 'HI'	4.1	4.25	4.4	V
V _{PORHYS}	VCC POR hysteresis	VCCDR POR hysteresis		200		mV
I _{CC_STBY}	Standby current	EN pin is low. V _{VCC} = 12 V			60	μA
R _{Boot}	Rds(on) of the boot strap switch			10		Ω
DRIVER SUPPLY						
V _{CCDR}	VCCDR Supply voltage	Nominal input voltage range	4.5		7.0	V
V _{PORDR}	VCCDR POR threshold	Ramp up; EN = 'HI'	3.15	3.32	3.50	V
V _{PORHYSDR}	VCCDR POR hysteresis	VCCDR POR hysteresis		220		mV
I _{CCDR_STBY}	Standby current	EN pin is low. V _{VCC} = 12 V			100	μA
REFERENCE						
V _{VREF}	VREF	Internal precision reference voltage		0.8		V
TOL _{VREF}	VREF tolerance	Close loop trim. 0°C ≤ T _J ≤ 70°C	-0.5%		0.5%	
ERROR AMPLIFIER						
UGBW ⁽²⁾	Unity gain bandwidth		14			MHz
AOL ⁽²⁾	Open loop gain		80			dB
I _{FB(int)}	FB Input leakage current	Sourced from FB pin		10		nA
I _{EA(max)}	Output sinking and sourcing current			2.5		mA
SR ⁽²⁾	Slew rate			5		V/μs
ENABLE						
V _{ENH}	EN logic high		2.2			V
V _{ENL}	EN logic low				600	mV
I _{EN}	EN pin current				12	μA
SOFT START						
t _{SS_delay}	Delay after EN asserting	EN = 'HI' to "switching enabled"		1024/f _{SW}		ms
t _{PGDELAY}	PGOOD startup delay time	PG delay after soft-start begins		1560/f _{SW}		ms
RAMP						
	Ramp amplitude	4.5V < V _{VCC} < 12 V		2		V
PWM						
t _{MIN(on)} ⁽²⁾	Minimum ON time		40			ns
D _{MAX} ⁽²⁾	Maximum duty cycle	f _{SW} = 1 MHz	70%			
SWITCHING FREQUENCY						
f _{SW(typ)}	Typical switching frequency	R _{OSC} = 61.9 kΩ	360	400	440	kHz
f _{SW(min)}	Minimum switching frequency	R _{OSC} = 250 kΩ		250		kHz
f _{SW(max)}	Maximum switching frequency	R _{OSC} = 14 kΩ		1		MHz
f _{SW(tol)}	Switching frequency tolerance	R _{OSC} > 12.4 kΩ	-20%		20%	
OVERCURRENT						
V _{OC_TH}	CSP-CSN threshold for DCR sensing	T _A = 25°C	17	20	23	mV

(1) See PS pin description for levels.


(2) Ensured by design. Not production tested.

ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)

over operating free-air temperature range, VCC = 12V, PGND = GND (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GATE DRIVERS						
R _{HDHI} ⁽³⁾	High-side driver sourcing resistance	(V _{BOOT} – V _{PH}) forced to 5 V, high state		1		Ω
R _{HDLO}	High-side driver sinking resistance	(V _{BOOT} – V _{PH}) forced to 5 V, low state		0.5		Ω
R _{LDHI}	Low-side driver sourcing resistance	(V _{CCDR-} – GND) = 5 V, high state		0.7		Ω
R _{LDLO}	Low-side driver sinking resistance	V _{CCDR-} – GND = 5 V, low state		0.33		Ω
POWER GOOD						
V _{PGDL}	PG lower threshold	Measured at VSEN w/r/t VREF		87%	89%	
V _{PGDU}	PG upper threshold	Measured at VSEN w/r/t VREF	110%	113%	116%	
V _{PGHYS}	PG hysteresis	Measured at VSEN w/r/t VREF		3.5%		
t _{OVPDLY}	PG delay time at OVP	Time from VSEN out of +12.5% of VREF to PG low		2.3		μs
t _{UVPDLY}	PG delay time at UVP	Time from VSEN out of –12.5% of VREF to PG low		2.3		μs
V _{INMINPG}	Minimum V _{CC} voltage for valid PG at startup.	Measured at V _{VCC} with 1 mA (or 2 mA) sink current on PG pin at startup.		1		V
V _{PGPD}	PG pull-down voltage	Pull down voltage with 4 mA sink current		0.2	0.4	V
I _{PGLK}	PG leakage current	Hi-Z leakage current, apply 6.5 V in off state	7.8	12	16.2	μA
OUTPUT OVERVOLTAGE AND UNDERVOLTAGE PROTECTION						
V _{Ovth}	OVP threshold	Measured at the VSEN wrt. VREF.	110%	113%	116%	
V _{Uvth}	UVP threshold	Measured at the VSEN wrt. VREF.		87%	89%	
t _{OVPDLY}	OVP delay time	Time from VSEN out of +12.5% of VREF to OVP fault		2.3		μs
t _{UVPDLY} ⁽³⁾	UVP delay time	Time from VSEN out of –12.5% of VREF to UVP fault		80		μs
THERMAL SHUTDOWN						
THSD ⁽³⁾	Thermal shutdown	Latch off controller, attempt soft-stop	130	140	150	°C
THSD _{HYS} ⁽³⁾	Thermal shutdown hysteresis	Controller starts again after temperature has dropped		40		°C

(3) Ensured by design. Not production tested.

DEVICE INFORMATION

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	4	I	Supply input for high-side drive (boot strap pin). Connect capacitor from this pin to SW pin
COMP	8	O	Error amplifier compensation terminal. Type III compensation method is generally recommended for stability.
CSN	12	I	Current sense negative input.
CSP	13	I	Current sense positive input
EN	7	I	Enable.
FB	9	I	Voltage feedback. Use for OVP, UVP and PGD determination.
FBG	11	G	Feedback ground for output voltage sense.
GND	16	G	Logic ground and low-side gate drive return.
PHASE	3	O	Output inductor connection to integrated power devices.
LGATE	2	O	Low-side gate drive output.
OSC	14	O	Frequency programming input.
PGOOD	6	O	Power good output flag. Open drain output. Pull up to an external rail via a resistor.
UGATE	5	O	High-side gate drive output.
VCC	15	I	Supply input for analog control circuitry.
VCCDR	1	I/O	Bias voltage for integrated drivers.
VSEN	10	I	Output voltage sense

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1. VCC Current vs. Junction Temperature




Figure 2. Switching Frequency vs. Junction Temperature




Figure 3. Power Good Hysteresis vs. Junction Temperature




Figure 4. Power Good Threshold vs. Junction Temperature

DETAILED DESCRIPTION

Introduction

The TPS53211 is a single-channel synchronous buck controller with integrated high-current drivers. The TPS53211 is used for 1.5 V up to 19 V conversion voltage, and provides output voltage from 0.8 V to 0.7 V_{IN}. It operates with programmable switching frequency ranging from 250 kHz to 1 MHz.

This device employs a skip mode solution that optimizes the efficiency at light-load condition without compromising the output voltage ripple. The device provides pre-bias startup, integrated bootstrap switch, power good function, EN/Input UVLO protection. The TPS53211 is available in the 3 mm by 3mm 16-pin QFN package and is specified from –40°C to 85°C.

Switching Frequency Setting

The clock frequency is programmed by the value of the resistor connected from the OSC pin to ground. The switching frequency is programmable from 250 kHz to 1 MHz. The relation between the frequency and the OSC resistance is given by [Equation 1](#).

$$f_{\text{SW}} = 200 + \frac{10^6}{(R_{\text{OSC}} \times 78.5) + 150}$$

where

- R_{OSC} is the resistor connected from the OSC pin to ground in kΩ
 - f_{SW} is the desired switching frequency in kHz
- (1)

Soft-Start Function

The soft-start function reduces the inrush current during the start-up. A slow rising reference voltage is generated by the soft-start circuitry and sent to the input of the error amplifier. When the soft-start ramp voltage is less than 800 mV, the error amplifier uses this ramp voltage as the reference. When the ramp voltage reaches 800 mV, a fixed 800 mV reference voltage is utilized for the error amplifier. The soft-start function is implemented only when VCC and VCCDR are above the respective UVLO thresholds and the EN pin is released.

When the soft-start begins, the device initially waits for 1024 clock cycles and then starts to ramp up the reference. After the reference voltage begins to rise, the PGOOD signal goes high after a 1560 clock-cycle delay.

UVLO Function

The TPS53211 provides UVLO protection for the input supply (VCC) and driver supply (VCCDR). If the supply voltage is lower than UVLO threshold voltage minus the hysteresis, the device shuts off. When the voltage rises above the threshold voltage, the device restarts. The typical UVLO rising threshold is 4.25 V for VCC and 3.32 V for VCCDR. Hysteresis of 200 mV for VCC and 220 mV for VCCDR are also provided to prevent glitch.

Overcurrent Protection

The TPS53211 continuously monitors the current flowing through the inductor. The inductor DCR current sense is implemented by comparing and monitoring the difference between the CSP and CSN pins. DCR current sensing requires time constant matching between the inductor and the sensing network:

$$\frac{L}{\text{DCR}} = R \times C$$
(2)

TPS53211 has two level OC thresholds: 20 mV and 30 mV for the voltage between the CSP and CSN pins.

If the voltage between the CSP and CSN pins exceeds the 20 mV current limit threshold, an OC counter starts to increment to count the occurrence of the overcurrent events. The converter shuts down immediately when the OC counter reaches four (4). The OC counter resets if the detected current is lower than the OC threshold after an OC event. Normal operation can only be restored by cycling the VCC voltage.

If the voltage between the CSP and CSN pins is higher than 30 mV, the device latches off immediately. Normal operation can be restored only by cycling the VCC voltage.

TPS53211

SLUSAA9A – SEPTEMBER 2011 – REVISED NOVEMBER 2012

www.ti.com

The TPS53211 has thermal compensation to adjust the OCP threshold in order to reduce the influence of inductor DCR variation due to temperature change. The OCP level has a change rate of 0.35%/°C.

Overvoltage and Undervoltage Protection

The TPS53211 monitors the VSEN pin voltage to detect the overvoltage and undervoltage conditions. A resistor divider with the same ratio as on the FB input is recommended for the VSEN input. The overvoltage and undervoltage thresholds are set to $\pm 13\%$ of V_{OUT} .

When the VSEN voltage is greater than 113% of the reference, the overvoltage protection is activated. The high-side MOSFET turns off and the low-side MOSFET turns on. Normal operation can be restored only by cycling the VCC pin voltage.

When the VSEN voltage is lower than 87% of the reference voltage, the undervoltage protection is triggered and the PGOOD signal goes low. After 80 μ s, the controller is latched off with both the upper and lower MOSFETs turned off.

After both the undervoltage and overvoltage events, the device is latched off. Normal operation can be restored only by cycling the VCC pin voltage.

Power Good

The TPS53211 monitors the output voltage through the VSEN. During start up, the power good signal delay after the reference begins to rise is 1560 clock cycles. After this delay, if the output voltage is within $\pm 9.5\%$ of the target value, PGOOD signal goes high.

At steady state, if the VSEN voltage is within 113% and 87% of the reference voltage, the power good signal remains high. If VSEN voltage is outside of this limit, PGOOD pin is pulled low by the internal open drain output. The PGOOD output is an open drain and requires an external pull-up resistor.

Over-Temperature Protection

The TPS53211 continuously monitors the die temperature. If the die temperature exceeds the threshold value (140°C typical), the device shuts off. When the device temperature lowers to 40°C below the over-temperature threshold, it restarts and return to normal operation.

APPLICATION INFORMATION

The following example illustrates the design process and component selection for a single output synchronous buck converter using TPS53211. The schematic of a design example is shown in Figure 5. The specifications of the converter are listed in Table 1.

Table 1. Specification of the Single Output Synchronous Buck Converter

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN} Input voltage		10.8	12	13.2	V
V _{OUT} Output voltage			1.05		V
V _{RIPPLE} Output ripple	I _{OUT} = 20 A		1% of V _{OUT}		V
I _{OUT} Output current			20		A
f _{SW} Switching frequency			400		kHz




Figure 5. Typical 12-V Input Application Circuit

Output Inductor Selection

Determine an inductance value that yields a ripple current of approximately 20% to 40% of maximum output current. The inductor ripple current is determined by Equation 3:

$$I_{L(\text{ripple})} = \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}} \tag{3}$$

The inductor requires a low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

Output Capacitor Selection

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has three components:

$$V_{\text{RIPPLE}} = V_{\text{RIPPLE}(C)} + V_{\text{RIPPLE}(ESR)} + V_{\text{RIPPLE}(ESL)} \quad (4)$$

$$V_{\text{RIPPLE}(C)} = \frac{I_{L(\text{ripple})}}{8 \times C_{\text{OUT}} \times f_{\text{SW}}} \quad (5)$$

$$V_{\text{RIPPLE}(ESR)} = I_{L(\text{ripple})} \times \text{ESR} \quad (6)$$

$$V_{\text{RIPPLE}(ESL)} = \frac{V_{\text{IN}} \times \text{ESL}}{L} \quad (7)$$


When a ceramic output capacitor is chosen, the ESL component is usually negligible. In the case when multiple output capacitors are used, the total ESR and ESL should be the equivalent of the all output capacitors in parallel.

When operating in DCM, the output ripple is dominated by the component determined by capacitance. It also varies with load current and can be expressed as shown in [Equation 8](#).

$$V_{\text{RIPPLE}(DCM)} = \frac{(\alpha \times I_{L(\text{ripple})} - I_{\text{OUT}})^2}{2 \times f_{\text{SW}} \times C_{\text{OUT}} \times I_{L(\text{ripple})}}$$

where

- α is the DCM On-Time coefficient and can be expressed as
$$\alpha = \frac{t_{\text{ON}(dcm)}}{t_{\text{ON}(ccm)}} \quad (8)$$



UDG-11174

Figure 6. DCM V_{OUT} Ripple Calculation

Input Capacitor Selection

The selection of input capacitor should be determined by the ripple current requirement. The ripple current generated by the converter needs to be absorbed by the input capacitors as well as the input source. The RMS ripple current from the converter can be expressed as:

$$I_{IN(\text{ripple})} = I_{OUT} \times \sqrt{D \times (1-D)}$$

where

- D is the duty cycle and can be expressed as
$$D = \frac{V_{OUT}}{V_{IN}} \quad (9)$$

To minimize the ripple current drawn from the input source, sufficient input decoupling capacitors should be placed close to the device. The ceramic capacitor is recommended due to the inherent low ESR and low ESL. The input voltage ripple can be calculated as below when the total input capacitance is determined:

$$V_{IN(\text{ripple})} = \frac{I_{OUT} \times D}{f_{SW} \times C_{IN}} \quad (10)$$

Output Voltage Setting Resistors Selection

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in [Figure 7](#). R1 is connected between FB pin and the output, and R2 is connected between the FB pin and FBG. The recommended value for R1 is between 1 kΩ and 5 kΩ. Determine R2 using [Equation 11](#).

$$R2 = \left(\frac{0.8}{(V_{OUT} - 0.8)} \right) \times R1 \quad (11)$$

Compensation Design

The TPS53211 employs voltage mode control. To effectively compensation the power stage and ensures fast transient response, Type III compensation is typically used.

The control to output transfer function can be described in [Equation 12](#).

$$G_{CO} = 4 \times \frac{1 + s \times C_{OUT} \times ESR}{1 + s \times \left(\frac{L}{DCR + R_{LOAD}} + C_{OUT} \times (ESR + DCR) \right) + s^2 \times L \times C_{OUT}} \quad (12)$$

The output LC filter introduces a double pole, calculated in [Equation 13](#).

$$f_{DP} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}} \quad (13)$$

The ESR zero of can be calculated calculated in [Equation 14](#)


$$f_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} \quad (14)$$

Figure 7 shows the configuration of Type III compensation and typical pole and zero locations. Equation 15 through Equation 17 describe the compensator transfer function and poles and zeros of the Type III network.


$$G_{EA} = \frac{(1 + s \times C_1 \times (R_1 + R_3))(1 + s \times R_4 \times C_2)}{(s \times R_1 \times (C_2 + C_3)) \times (1 + s \times C_1 \times R_3) \times \left(1 + s \times R_4 \times \frac{C_2 \times C_3}{C_2 + C_3}\right)} \quad (15)$$

$$f_{z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \quad (16)$$

$$f_{z2} = \frac{1}{2 \times \pi \times (R_1 + R_3) \times C_1} \cong \frac{1}{2 \times \pi \times R_1 \times C_1} \quad (17)$$



UGD-11176



UDG-11175

Figure 7. Type III Compensation Network Configuration

Figure 8. Type III Compensation Network Waveform

$$f_{p1} = 0 \quad (18)$$

$$f_{p2} = \frac{1}{2 \times \pi \times R_3 \times C_1} \quad (19)$$

$$f_{p3} = \frac{1}{2 \times \pi \times R_4 \times \left(\frac{C_2 \times C_3}{C_2 + C_3}\right)} \cong \frac{1}{2 \times \pi \times R_4 \times C_3} \quad (20)$$

The two zeros can be placed near the double pole frequency to cancel the response from the double pole. One pole can be used to cancel ESR zero, and the other non-zero pole can be placed at half switching frequency to attenuate the high frequency noise and switching ripple. Suitable values can be selected to achieve a compromise between high phase margin and fast response. A phase margin higher than 45° is required for stable operation.

Changes from Original (September 2011) to Revision A
Page

• Changed Input voltage range condition for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from " $V_{VCC} > 6.8$ " to " $V_{VCC} > 7.5$ "	2
• Changed Input voltage range maximum specification for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from "5.3 V" to "6 V"	2
• Changed Input voltage range condition for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from " $V_{VCC} \leq 6.8$ " to " $V_{VCC} \leq 7.5$ "	2
• Changed Input voltage range condition for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from " $V_{VCC} > 6.8$ " to " $V_{VCC} > 7.5$ "	3
• Changed Input voltage range maximum specification for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from "5 V" to "5.5 V"	3
• Changed Input voltage range condition for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from " $V_{VCC} > 6.8$ " to " $V_{VCC} > 7.5$ "	3

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53211RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	53211	Samples
TPS53211RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	53211	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53211RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53211RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53211RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
TPS53211RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

RGT 16

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4203495/1

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/D 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated