

**AK5359** 

24-Bit 192kHz ΛΣ ADC

#### **GENERAL DESCRIPTION**

The AK5359 is a stereo A/D Converter with wide sampling rate of 8kHz  $\sim$  216kHz and is suitable for consumer to professional audio system. The AK5359 achieves high accuracy and low cost by using Enhanced dual bit  $\Delta\Sigma$  techniques. The AK5359 requires no external components because the analog inputs are single-ended. The audio interface has two formats (MSB justified, I²S) and can correspond to various systems like DTV, DVR and AV Receiver.


#### **FEATURES**

- ☐ Linear Phase Digital Anti-Alias Filtering
- ☐ Single-ended Input
- ☐ Digital HPF for DC-Offset cancel
- ☐ S/(N+D): 94dB ☐ DR: 102dB
- ☐ S/N: 102dB
- ☐ Sampling Rate Ranging from 8kHz to 216kHz
- ☐ Master Clock:

256fs/384fs/512fs/768fs (8kHz ~ 54kHz)

256fs/384fs (54kHz ~ 108kHz) 256fs/384fs (108kHz ~ 216kHz)

- ☐ Input level: CMOS
- ☐ Master / Slave Mode
- ☐ Audio Interface: 24bit MSB justified / I<sup>2</sup>S selectable
- $\square$  Power Supply: 4.5 ~ 5.5V (Analog), 3.0 ~ 5.5V (Digital)
- $\Box$  Ta = -20 ~ 85°C (ET), -40 ~ 85°C (VT)
- ☐ Small 16pin TSSOP Package
- ☐ AK5357/58/81 Pin-compatible




## ■ Ordering Guide

AK5359ET  $-20 \sim +85^{\circ}$ C 16pin TSSOP (0.65mm pitch) AK5359VT  $-40 \sim +85^{\circ}$ C 16pin TSSOP (0.65mm pitch)

AKD5359 Evaluation Board for AK5359

## ■ Pin Layout



## ■ Compatibility with AK5357, AK5359 and AK5381

	AK5357	AK5358	AK5381	AK5359
fs	4kHz to 96kHz	8kHz to 96kHz	4kHz to 96kHz	8kHz to 216kHz
S/(N+D)	88dB	92dB	96dB	94dB
DR	102dB	102dB	106dB	102dB
VIH@TTL Level Mode	2.2V	2.2V	2.4V	Not Available
VA (Analog Supply)	2.7 to 5.5V	4.5 to 5.5V	4.5 to 5.5V	4.5 to 5.5V
VD (Digital Supply)	2.7 to 5.5V	2.7 to 5.5V	2.7 to 5.5V	3.0 to 5.5V
VD (Digital Supply)	2.7 to 3.3 v	2.7 to 3.3 V	3.0 to 5.5V @96kHz	3.0 to 3.3 V
HPF Disable	Available	Not Available	Available	Available
	ET: -20 ~ +85°C	ET: -20 ~ +85°C	ET: -20 ~ +85°C	ET: -20 ~ +85°C
Operating Temperature	VT: −40 ~ +85°C		VT: −40 ~ +85°C	VT: −40 ~ +85°C
			XT: -40 ~ +85°C	

# PIN / FUNCTION

No.	Pin Name	I/O	Function
1	AINR	I	Rch Analog Input Pin
2	AINL	I	Lch Analog Input Pin
3	CKS1	I	Mode Select 1 Pin
4	VCOM	О	Common Voltage Output Pin, VA/2 Bias voltage of ADC input.
5	AGND	-	Analog Ground Pin
6	VA	-	Analog Power Supply Pin, $4.5 \sim 5.5 \text{V}$
7	VD	i	Digital Power Supply Pin, 3.0 ~ 5.5V
8	DGND	-	Digital Ground Pin
9	SDTO	О	Audio Serial Data Output Pin "L" Output at Power-down mode.
10	LRCK	I/O	Output Channel Clock Pin "L" Output in Master Mode at Power-down mode.
11	MCLK	I	Master Clock Input Pin
12	SCLK	I/O	Audio Serial Data Clock Pin "L" Output in Master Mode at Power-down mode.
13	PDN	I	Power Down Mode & Reset Pin "H": Power up, "L": Power down & Reset The AK5359 must be reset once upon power-up.
14	DIF	I	Audio Interface Format Pin "H": 24bit I <sup>2</sup> S Compatible, "L": 24bit MSB justified
15	CKS2	I	Mode Select 2 Pin
16	CKS0	I	Mode Select 0 Pin

Note: All input pins except analog input pins (AINR, AINL) should not be left floating.

# ■ Handling of Unused Pin

The unused input pins should be processed appropriately as below.

Classification	Pin Name	Setting
Analog	AINL	This pin should be open.
Allalog	AINR	This pin should be open.

	ABSOLUTE MAXIMUM RATINGS								
(AGND, DGND=0V	; Note 1)								
Parameter			Symbol	min	max	Units			
Power Supplies:	Analog		VA	-0.3	6.0	V			
	Digital		VD	-0.3	6.0	V			
	AGND – DGND	(Note 2)	ΔGND	-	0.3	V			
Input Current, Any	IIN	-	±10	mA					
Analog Input Volta	ge (AINL, AINR, CKS1	pins)	VINA	-0.3	VA+0.3	V			
Digital Input Volta	(Note 3)	VIND	-0.3	VD+0.3	V				
Ambient Temperature (powered applied)		AK5359ET	Ta	-20	85	°C			
		AK5359VT	Ta	-40	85	°C			
Storage Temperatur	re	•	Tstg	-65	150	°C			

Note 1. All voltages with respect to ground.

Note 2. AGND and DGND must be connected to the same analog ground plane.

Note 3. PDN, DIF, MCLK, SCLK, LRCK, CKS0, CKS2 pins

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

	RECOMMENDED OPERATING CONDITIONS							
AGND, DGND=0V; Note 1)								
Parameter		Symbol	min	typ	max	Units		
Power Supplies	Analog	VA	4.5	5.0	5.5	V		
(Note 4)	Digital	VD	3.0	5.0	VA	V		

Note 4. The power up sequence between VA and VD is not critical.

WARNING: AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

## **ANALOG CHARACTERISTICS**

(Ta=25°C; VA=VD=5.0V; AGND=DGND=0V; fs=48kHz; SCLK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ~ 20kHz at fs=48kHz, unless otherwise specified)

Parameter			min	typ	max	Units
<b>ADC Analog Input Char</b>	acteristics:					
Resolution					24	Bits
Input Voltage		(Note 5)	2.7	3.0	3.3	Vpp
S/(N+D)	fs=48kHz	-1dBFS	84	94		dB
	BW=20kHz	-60dBFS	-	39		dB
	fs=96kHz	-1dBFS	82	92		dB
	BW=40kHz	-60dBFS	-	38		dB
	fs=192kHz	-1dBFS	-	90		dB
	BW=40kHz	-60dBFS	-	38		dB
DR (-60dBFS	S, A-weighted)		94	102		dB
S/N (A-weight	ted)		94	102		dB
Input Resistance		fs=48kHz	13	20		kΩ
		fs=96kHz,192kHz	9	14		kΩ
Interchannel Isolation			90	110		dB
Interchannel Gain Mismat	tch			0.1	0.5	dB
Gain Drift				100	-	ppm/°C
Power Supply Rejection		(Note 6)	-	50		dB
Power Supplies						
Power Supply Current						
Normal Operation (	PDN pin = "H"	")				
VA	_			15	24	mA
VD	(fs=48kHz)			4	6	mA
VD	(fs=96kHz)			7	10	mA
VD (fs=192kHz)				10	16	mA
Power down mode (	` ′	(Note 7)				
VA+VD	. D., p.m – D	(11010-7)		10	100	μА
V AT V D				10	100	μл

Note 5. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to VA voltage. Vin = 0.6 x VA (Vpp).

Note 6. PSR is applied to VA and VD with 1kHz, 50mVpp.

Note 7. All digital input pins and CKS1 pin are held VD or DGND.

## FILTER CHARACTERISTICS (fs=48kHz)

 $(Ta=Tmin \sim Tmax; VA=4.5 \sim 5.5V; VD=3.0 \sim 5.5V)$ 

Parameter			Symbol	min	typ	max	Units
ADC Digital H	ilter (Decimati	on LPF):					
Passband	(Note 8)	±0.1dB	PB	0		18.9	kHz
		-0.2dB		-	20.0	-	kHz
		-3.0dB		-	23.0	-	kHz
Stopband			SB	28			kHz
Passband Ripp	le		PR			±0.04	dB
Stopband Atter	nuation		SA	68			dB
Group Delay D	istortion		∆GD		0		μs
Group Delay		(Note 9)	GD		16		1/fs
ADC Digital H	Filter (HPF):						
Frequency Res	ponse (Note 8)	-3dB	FR		1.0		Hz
		-0.1dB			6.5		Hz

## FILTER CHARACTERISTICS (fs=96kHz)

 $(Ta=Tmin \sim Tmax ; VA=4.5 \sim 5.5V; VD=3.0 \sim 5.5V)$ 

Parameter		Symbol	min	typ	max	Units
ADC Digital Filter (Decimati	on LPF):					
Passband (Note 8)	±0.1dB	PB	0		37.8	kHz
	-0.2dB		-	40.0	-	kHz
	-3.0dB		-	46.0	-	kHz
Stopband		SB	56			kHz
Passband Ripple		PR			±0.04	dB
Stopband Attenuation		SA	68			dB
Group Delay Distortion		ΔGD		0		μs
Group Delay	(Note 9)	GD		16		1/fs
ADC Digital Filter (HPF):						
Frequency Response (Note 8)	-3dB	FR		2.0		Hz
_	-0.1dB			13.0		Hz

## FILTER CHARACTERISTICS (fs=192kHz)

 $(Ta=Tmin \sim Tmax ; VA=4.5 \sim 5.5V; VD=3.0 \sim 5.5V)$ 

Parameter			Symbol	min	typ	max	Units
ADC Digital Filter (	Decimation	n LPF):					
Passband	(Note 8)	±0.1dB	PB	0		61.4	kHz
		-0.2dB		-	62.7	-	kHz
		-3.0dB		-	90.9	-	kHz
Stopband			SB	111			kHz
Passband Ripple			PR			±0.02	dB
Stopband Attenuation	n		SA	70			dB
Group Delay Distorti	on		ΔGD		0		μs
Group Delay		(Note 9)	GD		16		1/fs
ADC Digital Filter (	(HPF):						•
Frequency Response	(Note 8)	-3dB	FR		4.0		Hz
- · · •		-0.1dB			26.0		Hz

Note 8. The passband and stopband frequencies scale with fs. For example, PB=18.9kHz@ $\pm$ 0.1dB is 0.39375 × fs.

Note 9. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 24bit data both channels to the ADC output register for ADC.

## **DC CHARACTERISTICS**

 $\overline{\text{(Ta=Tmin} \sim \text{Tmax ; VA=4.5} \sim 5.5\text{V; VD=3.0} \sim 5.5\text{V)}}$ 

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage		VIH	70%VD	-	-	V
Low-Level Input Voltage		VIL	-	-	30%VD	V
High-Level Output Voltage	(Iout=-1mA)	VOH	VD-0.5	-	-	V
Low-Level Output Voltage	(Iout=1mA)	VOL	-	-	0.5	V
Input Leakage Current		Iin	-	_	±10	μΑ

# **SWITCHING CHARACTERISTICS**

(Ta=Tmin ~ Tmax ; VA=4.5 ~ 5.5V; VD=3.0 ~ 5.5V;  $C_L$ =20pF)


Pulse Width Low         tCLKL         0.4/fCLK         n           Pulse Width High         tCLKH         0.4/fCLK         n           LRCK Frequency         fs         8         216         kl           Duty Cycle         Slave mode         45         55         9           Audio Interface Timing         50         9           Slave mode         SCLK Period         tSCK         72         n           SCLK Period         tSCKL         33         n         n           SCLK Pulse Width Low         tSCKL         33         n         n           Pulse Width High         tSCKH         33         n         n           LRCK Edge to SCLK "↑" (Note 10)         tLRSH         20         n         n           SCLK "↑" to LRCK Edge (Note 10)         tSHLR         20         n         n           LRCK to SDTO (MSB) (Except I²S mode)         tLRS         25         n           SCLK "↓" to SDTO         tSSD         25         n           Master mode         SCLK Frequency         fSCK         64fs         H           SCLK "↓" to LRCK         tMSLR         -20         20         n           SCLK "↓" to SDTO         tSSD	Parameter		Symbol	min	typ	max	Units
Pulse Width Low         tCLKL         0.4/fCLK         n           LRCK Frequency         fs         8         216         kI           Duty Cycle         Slave mode         45         55         9           Audio Interface Timing         50         9           Slave mode         50         9           SCLK Period         tSCK         72         n           SCLK Pulse Width Low         tSCKL         33         n         n           Pulse Width High         tSCKL         33         n         n           LRCK Edge to SCLK "↑" (Note 10)         tLRSH         20         n           SCLK "↑" to LRCK Edge (Note 10)         tSHLR         20         n           LRCK to SDTO (MSB) (Except I²S mode)         tLRS         25         n           SCLK "↓" to SDTO         tSSD         25         n           Master mode         SCLK Frequency         fSCK         64fs         H           SCLK "↓" to LRCK         tMSLR         -20         20         n           SCLK "↓" to SDTO         tSSD         -20         20         n           Reset Timing         tSCL         -20         20         n	<b>Master Clock Timing</b>						
Pulse Width High         tCLKH         0.4/fCLK         n           LRCK Frequency         fs         8         216         kt           Duty Cycle         Slave mode         45         55         9           Audio Interface Timing         50         9           Slave mode         150         150         150           Slave mode         150         150         150         150           Slave mode         150         150         150         150         150         150           SCLK Period         150	Frequency		fCLK	2.048		41.472	MHz
LRCK Frequency         fs         8         216         kt           Duty Cycle         Slave mode Master mode         45         55         9           Audio Interface Timing         50         9           Slave mode SCLK Period SCLK Period SCLK Pulse Width Low Pulse Width High LRCK Edge to SCLK "↑" (Note 10) tSCKH 33         10         10           LRCK Edge to SCLK "↑" (Note 10) SCLK "↑" to LRCK Edge (Note 10) tSHLR 20         10         10         10           LRCK to SDTO (MSB) (Except I²S mode) tLRS SCLK "↓" to SDTO tSSD 25         10 </td <td>Pulse Width Low</td> <td></td> <td>tCLKL</td> <td>0.4/fCLK</td> <td></td> <td></td> <td>ns</td>	Pulse Width Low		tCLKL	0.4/fCLK			ns
Duty Cycle         Slave mode Master mode         45         50         55         9           Audio Interface Timing         Slave mode SCLK Period         tSCK         72         n <td>Pulse Width High</td> <td></td> <td>tCLKH</td> <td>0.4/fCLK</td> <td></td> <td></td> <td>ns</td>	Pulse Width High		tCLKH	0.4/fCLK			ns
Audio Interface Timing         Slave mode         50         9           SCLK Period         tSCK         72         n           SCLK Pulse Width Low         tSCKL         33         n           Pulse Width High         tSCKH         33         n           LRCK Edge to SCLK "↑" (Note 10)         tLRSH         20         n           SCLK "↑" to LRCK Edge         (Note 10)         tSHLR         20         n           LRCK to SDTO (MSB) (Except I²S mode)         tLRS         25         n           SCLK "↓" to SDTO         tSSD         25         n           Master mode         SCLK Frequency         fSCK         64fs         H           SCLK Duty         dSCK         50         9           SCLK "↓" to LRCK         tMSLR         -20         20         n           SCLK "↓" to SDTO         tSSD         -20         n           Reset Timing         n         tSSD         -20         n	LRCK Frequency		fs	8		216	kHz
Audio Interface Timing           Slave mode         SCLK Period         tSCK         72         no           SCLK Pulse Width Low         tSCKL         33         no           Pulse Width High         tSCKH         33         no           LRCK Edge to SCLK "↑" (Note 10)         tLRSH         20         no           SCLK "↑" to LRCK Edge         (Note 10)         tSHLR         20         no           LRCK to SDTO (MSB) (Except I²S mode)         tLRS         25         no           SCLK "↓" to SDTO         tSSD         25         no           Master mode         SCLK Frequency         fSCK         64fs         H           SCLK Duty         dSCK         50         9           SCLK "↓" to LRCK         tMSLR         -20         20         no           Reset Timing         Reset Timing         1 <td>Duty Cycle</td> <td>Slave mode</td> <td></td> <td>45</td> <td></td> <td>55</td> <td>%</td>	Duty Cycle	Slave mode		45		55	%
Slave mode         SCLK Period         tSCK         72         n           SCLK Pulse Width Low         tSCKL         33         n           Pulse Width High         tSCKH         33         n           LRCK Edge to SCLK "↑" (Note 10)         tLRSH         20         n           SCLK "↑" to LRCK Edge         (Note 10)         tSHLR         20         n           LRCK to SDTO (MSB) (Except I²S mode)         tLRS         25         n           SCLK "↓" to SDTO         tSSD         25         n           Master mode         SCLK Frequency         fSCK         64fs         H           SCLK Duty         dSCK         50         9           SCLK "↓" to LRCK         tMSLR         -20         20         n           Reset Timing         Reset Timing         R         0         0         0		Master mode			50		%
SCLK Period       tSCK       72         SCLK Pulse Width Low       tSCKL       33         Pulse Width High       tSCKH       33         LRCK Edge to SCLK "↑" (Note 10)       tLRSH       20         SCLK "↑" to LRCK Edge       (Note 10)       tSHLR       20         LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       m         SCLK "↓" to SDTO       tSSD       25       m         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       m         Reset Timing       Reset Timing       TSD       -20       20       m	Audio Interface Timin						
SCLK Pulse Width Low       tSCKL       33       n         Pulse Width High       tSCKH       33       n         LRCK Edge to SCLK "↑" (Note 10)       tLRSH       20       n         SCLK "↑" to LRCK Edge       (Note 10)       tSHLR       20       n         LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       n         SCLK "↓" to SDTO       tSSD       25       n         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         Reset Timing       tSSD       -20       20       n	Slave mode						
Pulse Width High       tSCKH       33       n         LRCK Edge to SCLK "↑" (Note 10)       tLRSH       20       n         SCLK "↑" to LRCK Edge (Note 10)       tSHLR       20       n         LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       n         SCLK "↓" to SDTO       tSSD       25       n         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing	SCLK Period		tSCK	72			ns
LRCK Edge to SCLK "↑" (Note 10)       tLRSH       20       n         SCLK "↑" to LRCK Edge       (Note 10)       tSHLR       20       n         LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       n         SCLK "↓" to SDTO       tSSD       25       n         Master mode         SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n	SCLK Pulse Width	Low	tSCKL	33			ns
SCLK "↑" to LRCK Edge       (Note 10)       tSHLR       20       n         LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       n         SCLK "↓" to SDTO       tSSD       25       n         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing       Reset Timing       In the state of the state o	Pulse Width	High	tSCKH	33			ns
LRCK to SDTO (MSB) (Except I²S mode)       tLRS       25       n         SCLK "↓" to SDTO       tSSD       25       n         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing       Reset Timing       1<	LRCK Edge to SCI	K "↑" (Note 10)	tLRSH	20			ns
SCLK "↓" to SDTO       tSSD       25       n         Master mode       SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing	SCLK "↑" to LRCk	Edge (Note 10)	tSHLR	20			ns
Master mode         SCLK Frequency         fSCK         64fs         H           SCLK Duty         dSCK         50         9           SCLK "↓" to LRCK         tMSLR         −20         20         m           SCLK "↓" to SDTO         tSSD         −20         20         m           Reset Timing         Test Timing	LRCK to SDTO (M	SB) (Except I <sup>2</sup> S mode)	tLRS			25	ns
SCLK Frequency       fSCK       64fs       H         SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       -20       20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing	SCLK "↓" to SDTC		tSSD			25	ns
SCLK Duty       dSCK       50       9         SCLK "↓" to LRCK       tMSLR       −20       20       n         SCLK "↓" to SDTO       tSSD       −20       20       n         Reset Timing	Master mode						
SCLK "↓" to LRCK       tMSLR       -20       n         SCLK "↓" to SDTO       tSSD       -20       20       n         Reset Timing	SCLK Frequency		fSCK		64fs		Hz
SCLK "↓" to SDTO	SCLK Duty		dSCK		50		%
Reset Timing	SCLK "↓" to LRCF		tMSLR	-20		20	ns
	SCLK "↓" to SDTC		tSSD	-20		20	ns
	Reset Timing						
PDN Pulse Width (Note 11)   tPD   150   n	PDN Pulse Width	(Note 11)	tPD	150			ns
PDN "↑" to SDTO valid at Slave Mode (Note 12) tPDV 4132	PDN "↑" to SDTO va	id at Slave Mode (Note 12)	tPDV		4132		1/fs
PDN "↑" to SDTO valid at Master Mode (Note 12) tPDV 4129 1/	PDN "↑" to SDTO va	id at Master Mode (Note 12)	tPDV		4129		1/fs


Note 10. SCLK rising edge must not occur at the same time as LRCK edge.

Note 11. The AK5359 can be reset by bringing the PDN pin = "L".


Note 12. This cycle is the number of LRCK rising edges from the PDN pin = "H".

# ■ Timing Diagram






Audio Interface Timing (Slave mode)



Audio Interface Timing (Master mode)



Power Down & Reset Timing

### **OPERATION OVERVIEW**

## ■ System Clock

MCLK, SCLK and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with MCLK, however the phase is not critical. Table 1 shows the relationship of typical sampling frequency and the system clock frequency. MCLK frequency, SCLK frequency, HPF (ON or OFF) and master/slave are selected by CKS2-0 pins as shown in Table 2.

All external clocks (MCLK, SCLK and LRCK) must be present unless PDN pin = "L". If these clocks are not provided, the AK5359 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not present, place the AK5359 in power-down mode (PDN pin = "L"). In master mode, the master clock (MCLK) must be provided unless PDN pin = "L".

fs	MCLK							
15	128fs	192fs	256fs	384fs	512fs	768fs		
32kHz	N/A	N/A	8.192MHz	12.288MHz	16.384MHz	24.576MHz		
44.1kHz	N/A	N/A	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz		
48kHz	N/A	N/A	12.288MHz	18.432MHz	24.576MHz	36.864MHz		
96kHz	N/A	N/A	24.576MHz	36.864MHz	N/A	N/A		
192kHz	24.576MHz	36.864MHz	N/A	N/A	N/A	N/A		

Table 1. System Clock Example

CKS2	CKS1	CKS0	HPF	Master/Slave	MCLK	SCLK
CROZ	CILDI	CILOO	111 1	Triaster/ Stave		SCER
					128/192fs (108k <fs≤216k)< td=""><td></td></fs≤216k)<>	
L	L	L	ON	Slave	256/384fs (8k≤fs≤108k)	$\geq$ 48fs or 32fs
					512/768fs (8k≤fs≤54k)	
					128/192fs (108k <fs≤216k)< td=""><td></td></fs≤216k)<>	
L	L	Н	OFF	Slave	256/384fs (8k≤fs≤108k)	$\geq$ 48fs or 32fs
					512/768fs (8k≤fs≤54k)	
L	Н	L	ON	Master	256fs (8k≤fs≤108k)	64fs
L	Н	Н	ON	Master	512fs (8k≤fs≤54k)	64fs
Н	L	L	ON	Master	128fs (108k <fs≤216k)< td=""><td>64fs</td></fs≤216k)<>	64fs
Н	L	Н	ON	Master	192fs (108k <fs≤216k)< td=""><td>64fs</td></fs≤216k)<>	64fs
Н	Н	L	ON	Master	384fs (8k≤fs≤108k)	64fs
Н	Н	Н	ON	Master	768fs (8k≤fs≤54k)	64fs

Table 2. Mode Select


Note: SDTO outputs 16bit data at SCLK=32fs.


### ■ Audio Interface Format

Two kinds of data formats can be chosen with the DIF pin (Table 3). In both modes, the serial data is in MSB first, 2's compliment format. The SDTO is clocked out on the falling edge of SCLK. The audio interface supports both master and slave modes. In master mode, SCLK and LRCK are output with the SCLK frequency fixed to 64fs and the LRCK frequency fixed to 1fs.

Mode	DIF pin	SDTO	LRCK	SCLK	Figure
0	L	24bit, MSB justified	H/L	≥ 48fs or 32fs	Figure 1
1	Н	24bit, I <sup>2</sup> S Compatible	L/H	≥ 48fs or 32fs	Figure 2

Table 3. Audio Interface Format






## ■ Digital High Pass Filter

The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0 Hz (@fs=48kHz) and scales with sampling rate (fs).

HPF is controlled by CKS2-0 pins (Table 2). If HPF setting (ON/OFF) is changed at operating, click noise occurs by changing DC offset. It is recommended that HPF setting is changed at PDN pin = "L".

#### **■** Power down

The AK5359 is placed in the power-down mode by bringing PDN pin "L" and the digital filter is also reset at the same time. This reset should always be done after power-up. In the power-down mode, the VCOM are AGND level. An analog initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available after 4129 cycles of LRCK clock in master mode or 4132 cycles of LRCK clock in slave mode. During initialization, the ADC digital data outputs of both channels are forced to a 2's complement "0". The ADC outputs settle in the data corresponding to the input signals after the end of initialization (Settling approximately takes the group delay time).



#### Notes:

- (1) 4132/fs in slave mode and 4129/fs in master mode.
- (2) Digital output corresponding to analog input has the group delay (GD).
- (3) A/D outputs "0" data at the power-down state.
- (4) When the external clocks (MCLK, SCLK and LRCK) are stopped, the AK5359 should be in the power-down state.


Figure 3. Power-down/up sequence example

#### ■ System Reset

The AK5359 should be reset once by bringing PDN pin "L" after power-up. In slave mode, the internal timing starts clocking by the rising edge (falling edge at mode 1) of LRCK after exiting from reset and power down state by MCLK. The AK5359 is power down state until LRCK is input. In master mode, the internal timing starts when MCLK is input.

### SYSTEM DESIGN

Figure 4 shows the system connection diagram. An evaluation board is available which demonstrates application circuits, the optimum layout, power supply arrangements and measurement results.



#### Note:

- AGND and DGND of the AK5359 should be distributed separately from the ground of external digital devices (MPU, DSP etc.).
- All digital input pins should not be left floating.
- The CKS1 pin should be connected to VA or AGND.

Figure 4. Typical Connection Diagram




Figure 5. Ground Layout

#### Note:

- AGND and DGND must be connected to the same analog ground plane.

### 1. Grounding and Power Supply Decoupling

The AK5359 requires careful attention to power supply and grounding arrangements. Alternatively if VA and VD are supplied separately, the power up sequence is not critical. **AGND and DGND of the AK5359 must be connected to analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK5359 as possible, with the small value ceramic capacitor being the nearest.

### 2. Voltage Reference

The voltage input to VA sets the analog input range. VCOM are 50%VA and normally connected to AGND with a  $0.1\mu$ F ceramic capacitor. A capacitor  $2.2\mu$ F is attached to VCOM pin. No load current may be drawn from these pins. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK5359.


### 3. Analog Inputs

The ADC inputs are single-ended and internally biased to the common voltage (50%VA) with  $20k\Omega$  (typ@fs=48kHz) resistance. The input signal range scales with the supply voltage and nominally 0.6xVA Vpp (typ). The ADC output data format is 2's complement. The internal HPF removes the DC offset.

The AK5359 samples the analog inputs at 64fs (@fs=48kHz, 96kHz) or 32fs(@192kHz). The digital filter rejects noise above the stop band except for multiples of 64fs or 32fs. The AK5359 includes an anti-aliasing filter (RC filter) to attenuate a noise around 64fs or 32fs.

## **PACKAGE**

# 16pin TSSOP (Unit: mm)




## ■ Material & Lead finish

Package molding compound: Epoxy Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate

# MARKING (AK5359VT)




1) Pin #1 indication

2) Date Code: XXYYY (5 digits)

XX: Lot# YYY: Date Code 3) Marketing Code: 5359VT

# MARKING (AK5359ET)



1) Pin #1 indication

2) Date Code: XXYYY (5 digits)

XX: Lot# YYY: Date Code

3) Marketing Code: 5359ET

Revision History								
	1	T						
Date (YY/MM/DD)	Revision	Reason	Page	Contents				
05/09/30	00	First Edition						

### IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - a. A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - b. A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.