

Low-Drop Fixed Voltage Regulator

TLE 4299






Features


- Output voltage 3.3V ± 2%
- 150 mA Output current
- Extreme low current consumption in ON state
- Inhibit function: Below 1 μA current consumption in off mode
- Early warning
- Reset output low down to $V_{\rm O}$ = 1 V
- Overtemperature protection
- Reverse polarity proof
- Wide temperature range
- Green Product (RoHS compliant)
- AEC Qualified




The TLE 4299 is a monolithic voltage regulator with fixed 5-V (see data sheet TLE4299G/GM) or 3.3 V output, supplying loads up to 150 mA. It is especially designed for applications that may not be powered down while the



| Туре | Package |
|----------------|--------------|
| TLE 4299 GV33 | PG-DSO-8-16 |
| TLE 4299 GMV33 | PG-DSO-14-30 |







Circuit Description

The TLE 4299 is a PNP based very low drop linear voltage regulator. It regulates the output voltage to $V_{\rm Q}$ = 3.3 V for an input voltage range of 4.4 V $\leq V_{\rm I} \leq$ 45 V. The control circuit protects the device against potential damages caused by overcurrent and overtemperature.

The internal control circuit achieves a 3.3 V output voltage with a tolerance of \pm 2%.

The device includes a power on reset and an under voltage reset function with adjustable reset delay time and adjustable reset switching threshold as well as a sense control/early warning function. The device includes an inhibit function to disable it when the ECU is not used for example while the motor is off.

The reset logic compares the output voltage $V_{\rm Q}$ to an internal threshold. If the output voltage drops below this level, the external reset delay capacitor $C_{\rm D}$ is discharged. When $V_{\rm D}$ is lower than $V_{\rm ST}$, the reset output RO is switched Low. If the output voltage drop is very short, the $V_{\rm ST}$ level is not reached and no reset-signal is asserted. This feature avoids resets at short negative spikes at the output voltage e.g. caused by load changes.

As soon as the output voltage is more positive than the reset threshold, the delay capacitor is charged with constant current. When the voltage reaches $V_{\rm DT}$ the reset output RO is set High again.

The reset delay time and the reset reaction time are defined by the external capacitor $C_{\rm D}$. The reset function is active down to $V_{\rm I}$ = 1 V.

In addition to the normal reset function, the device gives an early warning. When the SI voltage drops below $V_{\rm SI,low}$, the devices asserts the SI output Low to indicate the logic and the μ -processor that this voltage has dropped. The sense function uses a hysteresis: When the SI-voltage reaches the $V_{\rm SI,high}$ level, SO is set high again. This feature can be used as early warning function to notice the μ -controller about a battery voltage drop and a possible reset in a short time. Of course also any other voltage can be observed by this feature.

The user defines the threshold by the resistor-values $R_{\rm SI1}$ and $R_{\rm SI2}$.

For the exact timing and calculation of the reset and sense timing and thresholds, please refer to the application section.

Datasheet 2 Rev. 1.1, 2007-10-17






Figure 1 Block Diagram TLE 4299 GV33

Datasheet 3 Rev. 1.1, 2007-10-17






Figure 2 Block Diagram TLE 4299 GMV33






Figure 3 Pin Configuration (top view)

Pin Definitions and Functions (TLE 4299 GV33)

| Pin No. | Symbol | Function |
|---------|--------|--|
| 1 | I | Input; block directly to GND on the IC with a ceramic capacitor. |
| 2 | SI | Sense Input; if not needed connect to Q. |
| 3 | RADJ | Reset Threshold Adjust; if not needed connect to GND. |
| 4 | D | Reset Delay; to select delay time, connect to GND via external capacitor. |
| 5 | GND | Ground |
| 6 | RO | Reset Output; the open-collector output is linked internally to Q via a $20k\Omega$ pull-up resistor. Keep open, if the pin is not needed. |
| 7 | SO | Sense Output ; open-collector output. Keep open, if the pin is not needed. |
| 8 | Q | Output; connect to GND with a 22 μ F capacitor, 0.4 Ω < ESR < 3.7 Ω . ¹⁾ |

¹⁾ see characteristic curves

Datasheet 5 Rev. 1.1, 2007-10-17






Figure 4 Pin Configuration (top view)

Pin Definitions and Functions (TLE 4299 GMV33)

| Pin No. | Symbol | Function |
|------------|--------|--|
| 1 | RADJ | Reset Threshold Adjust; if not needed connect to GND. |
| 2 | D | Reset Delay; connect to GND via external delay capacitor for setting delay time. |
| 3, 4, 5 | GND | Ground |
| 6 | ĪNH | Inhibit: If not needed connect to Input pin I; A high signal switches the regulator ON. |
| 7 | RO | Reset Output; the open-collector output is linked internally to Q via a $20k\Omega$ pull-up resistor. Keep open, if the pin is not needed. |
| 8 | SO | Sense Output; open-collector output. Keep open, if the pin is not needed. |
| 9 | Q | Output; connect to GND with a 22 μ F capacitor, 0.4 Ω < ESR < 3.7 Ω . |
| 10, 11, 12 | GND | Ground |
| 13 | I | Input; block to GND directly at the IC by a ceramic capacitor. |
| 14 | SI | Sense Input; if not needed connect to Q. |

¹⁾ see characteristic curves

Datasheet 6 Rev. 1.1, 2007-10-17



Absolute Maximum Ratings

 $T_{\rm i}$ = -40 to 150 °C

| Parameter | Symbol | Limi | t Values | Unit | Notes |
|--------------------|-----------------------|------------|----------|------|----------|
| | | min. | max. | | |
| Input I | | | | | |
| Input voltage | V_{I} | - 40 | 45 | V | _ |
| Inhibit Input INH | | | | | |
| Input voltage | $V_{\overline{INH}}$ | - 40 | 45 | V | _ |
| Sense Input SI | | | | | |
| Input voltage | V_{SI} | - 0.3 | 45 | V | _ |
| Input current | I_{SI} | -1 | 1 | mA | _ |
| Reset Threshold Ac | ljust RADJ V_{RADJ} | - 0.3 | 7 | V | <u> </u> |
| Input current | I_{RADJ} | -10 | 10 | mA | _ |
| Reset Delay D | 1 | | | 1 | |
| Voltage | V_{D} | - 0.3 | 7 | V | _ |
| Reset Output RO | | | | | |
| Voltage | V_{R} | - 0.3 | 7 | V | _ |
| Sense Output SO | | | | | |
| Voltage | V_{SO} | - 0.3 | 7 | V | _ |
| Output Q | | | | | |
| Output voltage | V_{Q} | - 0.3 | 7 | V | _ |
| Output current | I_{Q} | - 5 | _ | mA | _ |
| | | | | | |



Absolute Maximum Ratings (cont'd)

 $T_{\rm i}$ = -40 to 150 °C

| Parameter | Symbol | Limit Values | | Unit | Notes |
|-----------|--------|--------------|------|------|-------|
| | | min. | max. | | |
| • | | | | | |

Temperature

| Junction temperature | T_{j} | _ | 150 | °C | _ |
|----------------------|-----------|------|-----|----|---|
| Storage temperature | T_{Stg} | - 50 | 150 | °C | _ |

Operating Range

| Input voltage | V_{I} | 4.4 | 45 | V | _ |
|----------------------|---------|-------------|-----|----|---|
| Junction temperature | T_{j} | - 40 | 150 | °C | _ |

Thermal Data

| Junction-ambient for foot print only ¹⁾ | R_{thja} | _ | 200 130 | K/W K/W | PG-DSO-8-16 PG-DSO-14-30 |
|--|----------------|---|------------|------------|---|
| Junction-ambient for 300mm ² cooling area ²⁾ | $R_{\rm thja}$ | _ | 164 70 | K/W K/W | PG-DSO-8-16 PG-DSO-14-30 |
| Junction-pin | R_{thjp} | _ | 60 30 | K/W K/W | PG-DSO-8-16 ³⁾ PG-DSO-14-30 |

¹⁾ FR4, 80x80x1,5mm; 35μ Cu, 5μ Sn; Footprint only

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

In the operating range, the functions given in the circuit description are fulfilled.

Datasheet 8 Rev. 1.1, 2007-10-17

²⁾ FR4, 80x80x1,5mm; 35µ Cu, 5µ Sn; 300mm²

³⁾ Measured to pin 5

⁴⁾ Measured to pin 4



Characteristics

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = – 40 °C < $T_{\rm j}$ < 150 °C

| Parameter | Symbol | Lin | Limit Values | | Unit | Measuring Condition |
|--|----------------|------|--------------|------|------|--|
| | | min. | typ. | max. | | |
| Output voltage | V_{Q} | 3.23 | 3.30 | 3.37 | V | 1 mA $\leq I_{Q} \leq$ 100 mA; 5.5 V $\leq V_{I} \leq$ 16 V |
| Output voltage | V_{Q} | 3.20 | 3.30 | 3.40 | V | $I_{\rm Q} \le$ 150 mA; 5.5 V $\le V_{\rm I} \le$ 16 V |
| Current limit | I_{Q} | 250 | 400 | 500 | mA | _ |
| Current consumption; $I_{q} = I_{l} - I_{Q}$ | I_{q} | _ | 65 | 105 | μΑ | Inhibit ON; $I_Q \le 1$ mA, $T_j < 85$ °C |
| Current consumption; $I_{q} = I_{l} - I_{Q}$ | I_{q} | _ | 170 | 500 | μΑ | Inhibit ON; $I_{\rm Q}$ = 10 mA |
| Current consumption; $I_{q} = I_{l} - I_{Q}$ | I_{q} | _ | 0.7 | 2 | mA | Inhibit ON; $I_{\rm Q}$ = 50 mA |
| Current consumption; $I_{q} = I_{l} - I_{Q}$ | I_{q} | _ | _ | 1 | μΑ | $V_{\overline{\text{INH}}} = 0 \text{ V};$ $T_{\text{j}} = 25 \text{ °C}$ |
| Load regulation | ΔV_{Q} | _ | 5 | 30 | mV | $I_{\rm Q}$ = 1 mA to 100 mA |
| Line regulation | ΔV_{Q} | _ | 10 | 25 | mV | $V_{\rm I}$ = 6 V to 28 V; $I_{\rm Q}$ = 1 mA |
| Power Supply Ripple rejection | PSRR | _ | 66 | _ | dB | $f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 1 $V_{\rm SS}$; $I_{\rm Q}$ = 100 mA |

Inhibit (TLE 4299 GMV33 only)

| Inhibit OFF voltage range | $V_{\overline{INH}OFF}$ | _ | _ | 8.0 | V | V_{Q} off |
|---------------------------|---------------------------|-----|-----|-----|----|---|
| Inhibit ON voltage range | $V_{\overline{INH}ON}$ | 3.5 | | ı | V | V_{Q} on |
| High input current | $I_{\overline{INH}\;ON}$ | _ | 3 | 5 | μΑ | $V_{\overline{INH}} = 5V$ |
| Low input current | $I_{\overline{INH}\;OFF}$ | _ | 0.5 | 2 | μΑ | $V_{\overline{\text{INH}}} = 0.8 \text{ V}$ |

Datasheet 9 Rev. 1.1, 2007-10-17



Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = -40 °C < $T_{\rm j}$ < 150 °C

| Parameter | Symbol | Limit Values | | | Unit | Measuring Condition |
|-----------|--------|--------------|------|------|------|---------------------|
| | | min. | typ. | max. | | |

Reset Generator

| Switching threshold | V_{rt} | 3.00 | 3.10 | 3.20 | V | _ |
|-------------------------------------|---------------------|------|------|------|----|---|
| Reset threshold headroom | V _{RTHEAD} | 50 | 200 | 300 | mV | _ |
| Reset pull up | R_{RO} | 10 | 20 | 40 | kΩ | - |
| Reset low voltage | V_{R} | _ | 0.17 | 0.40 | V | $V_{\rm Q}$ < 3.0 V; internal $R_{\rm RO}$; $I_{\rm R}$ = 1 mA |
| External reset pull up | $V_{R\;ext}$ | 5.6 | _ | _ | kΩ | Pull up resistor Q |
| Delay switching threshold | V_{DT} | 1.6 | 1.85 | 2.35 | V | _ |
| Switching threshold | V_{ST} | 0.35 | 0.50 | 0.60 | V | _ |
| Reset delay low voltage | V_{D} | _ | _ | 0.1 | V | $V_{\rm Q} < V_{\rm RT}$ |
| Charge current | I_{ch} | 2.0 | 3.5 | 6.0 | μΑ | V_{D} = 1 V |
| Power-up Reset delay time | t _d | 36 | 51 | 60 | ms | C _D = 100 nF |
| Reset reaction time | $t_{\rm rr}$ | 0.5 | 1.2 | 3.0 | μs | $C_{\rm D}$ = 100 nF |
| Reset Adjust Switching Threshold | VRADJ TH | 1.26 | 1.36 | 1.44 | V | $V_{\rm Q}$ < 3.5V |

Input Voltage Sense

| Sense threshold high | $V_{SI\;high}$ | 1.34 | 1.45 | 1.54 | V | _ |
|----------------------------------|---------------------|------------|------|------|----|--|
| Sense threshold low | $V_{SI\;low}$ | 1.26 | 1.36 | 1.44 | V | _ |
| Sense input switching hysteresis | V_{SIHYST} | 50 | 90 | 130 | mV | $V_{\rm SIHYST} = V_{\rm SIhigh} - V_{\rm SIlow}$ |
| Sense output low voltage | $V_{SO\ low}$ | _ | 0.1 | 0.4 | ٧ | $V_{\rm SI} <$ 1.20 V; $V_{\rm i} >$ 4.2 V; $I_{\rm SO} =$ 1mA |
| External SO pull up resistor | R _{SO ext} | 5.6 | _ | _ | kΩ | _ |
| Sense input current | I_{SI} | – 1 | 0.1 | 1 | μΑ | Si > 1.0V |



Characteristics (cont'd)

$$V_{\rm I}$$
 = 13.5 V; $T_{\rm j}$ = -40 °C < $T_{\rm j}$ < 150 °C

| Parameter | Symbol | Limit Values | | | Unit | Measuring Condition |
|--------------------------|--------------------|--------------|------|------|------|---------------------------|
| | | min. | typ. | max. | | |
| Sense high reaction time | $t_{\rm pd~SO~LH}$ | _ | 2.4 | 4.0 | μs | $R_{SO ext} = 5.6k\Omega$ |
| Sense low reaction time | $t_{ m pd~SO~HL}$ | _ | 2.5 | 6.0 | μs | $R_{SO ext} = 5.6k\Omega$ |

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25\,^{\circ}\text{C}$ and the given supply voltage.




Figure 5 Measurement Circuit

Datasheet 11 Rev. 1.1, 2007-10-17



Application Information




Figure 6 Application Diagram TLE 4299 GV33






Figure 7 Application Diagram with Inhibit Function TLE4299 GMV33

The TLE 4299 supplies a regulated 3.3 V output voltage with an accuracy of 2% for an input voltage between 4.4 V and 45 V in the temperature range of $T_j = -40$ to 150 °C, in an output current range of 1 mA to 100 mA.

The device is capable to supply 150 mA with an accuracy of 3%. For protection at high input voltage above 25 V, the output current is reduced (SOA protection).

An input capacitor is necessary for compensating line influences and to limit steep input edges. A resistor of approx. 1 Ω in series with $C_{\rm I}$, can damp the LC of the input inductivity and the input capacitor.

The voltage regulator requires for stability an output capacitor $C_{\rm Q}$ of at least 22 $\mu \rm F$ with an $0.4\Omega < \rm ESR < 3.7\Omega$ for the whole load- and temperature range. For more detailed information, refer to the characteristical curves.

Datasheet 13 Rev. 1.1, 2007-10-17



Reset

The power on reset feature is necessary for a defined start of the microprocessor when switching on the application. For the reset delay time after the output voltage of the regulator is above the reset threshold, the reset signal is set High again. The reset delay time is defined by the reset delay capacitor $C_{\rm D}$ at pin D.

The under-voltage reset circuitry supervises the output voltage. In case $V_{\rm Q}$ decreases below the reset threshold the reset output is set LOW after the reset reaction time. The reset LOW signal is generated down to an output voltage $V_{\rm Q}$ to 1 V. Both the reset reaction time and the reset delay time is defined by the capacitor value.

The power on reset delay time is defined by the charging time of an external delay capacitor $C_{\rm D}$.

$$C_{\rm D} = (t_{\rm d} \times I_{\rm D}) / \Delta V \tag{1}$$

$$t_{d} = C_{D} \times \Delta V / I_{D}$$
 [2]

With $C_{\rm D}$ reset delay capacitor

 $t_{\rm d}$ reset delay time

 $\Delta V = V_{DT}$, typical 1.8 V for power up reset

 I_{ch} charge current typical 3.5 μ A

For a delay capacitor C_D =100 nF the typical power on reset delay time is 51 ms.

The reset reaction time $t_{\rm RR}$ is the time it takes the voltage regulator to set reset output LOW after the output voltage has dropped below the reset threshold. It is typically 1.2 μ s for delay capacitor of 100 nF. For other values for $C_{\rm D}$ the reaction time can be estimated using the following equation:

$$t_{\rm BB} \sim 10 \text{ ns / nF} \times C_{\rm D}$$
 [3]






Figure 8 Reset Timing Diagram

The reset output is an open collector output. An external pull-up can be added with a resistor value of at least 5.6 k Ω .

In addition the reset switching threshold can be adjusted by an external voltage divider. The feature is useful for microprocessors which guarantee safe operation down to voltages below the internally set reset threshold of 3.10V typical. If the internal used reset threshold of typical 3.10V is used, the pin RADJ has to beconnected to GND. If a lower reset threshold is required by the system, a voltage divider defines the reset threshold VRth between 2.5V and 3.10V as long as the Input Voltage $V_1>4.4V$

$$V_{\rm Rth} = V_{\rm RADJ\,TH} * (R_{\rm ADJ1} + R_{\rm ADJ2}) / R_{\rm ADJ2}$$
 (3) $V_{\rm RADJ\,TH}$ is typical 1.36 V.



Early Warning

The early warning function compares a voltage defined by the user to an internal reference voltage. Therefore the supervised voltage has to be scaled down by an external voltage divider in order to compare it to the internal sense threshold of typical 1.36 V. The sense output pin is set low, when the voltage at SI falls below this threshold.

A typical example where the circuit can be used is to supervise the input voltage $V_{\rm I}$ to give the microcontroller a prewarning of low battery condition.

Calculation to the voltage divider can be easily done since the sense input current can be neglected.




Figure 9 Sense Timing Diagram

$$V_{\text{thHL}} = (R_{\text{SI1}} + R_{\text{SI2}})/R_{\text{SI2}} \times V_{\text{SI low}}$$
 [4]

$$V_{\text{thLH}} = (R_{\text{SI1}} + R_{\text{SI2}})/R_{\text{SI2}} \times V_{\text{SI high}}$$
 [5]


The sense in comparator uses a hysteresis of typical 90 mV. This hysteresis of the supervised threshold is multiplied by the resistor dividers amplification $(R_{SI1} + R_{SI2})/R_{SI1}$.

The sense in comparator can also be used for receiving data with a threshold of typical 1.36 V and a hysteresis of 90 mV. Of course also the data signal can be scaled down with a resistive divider as shown above. With a typical delay time of 2.5 μ s for positive transitions and 2.4 μ s for negative transitions receiving data of up to 100 kBaud are possible. The sense output is an open collector output.


Datasheet 16 Rev. 1.1, 2007-10-17




Current Consumption I_q versus Junction Temperature T_j




Current Consumption I_q versus Output Current I_Q



Current Consumption I_q versus Input Voltage V_I




Output Voltage V_Q versus Junction Temperature T_i




Datasheet 17 Rev. 1.1, 2007-10-17







Maximum Output Current I_Q versus Input Voltage V_I



Reverse Output Current I_Q versus Output Voltage V_Q




Output Voltage V_Q at Input Voltage Extremes







Region of Stability




Power Supply Ripple Rejection PSRR versus Frequency f



Region of Stability




Load Transient Response Peak Voltage D_{VQ}







Line Transient Response Peak Voltage D_{VQ}




Inhibit Input Current at Input Voltage Extremes (INH=OFF)



Inhibut Input Current I_{INH} at Inhibit Input Voltage Extremes




Reset Trigger Threshold V_{RT} versus Junction Temperature Tj




Datasheet 20 Rev. 1.1, 2007-10-17




Reset Delay Time T_{RD} versus Junction Temperature T_{I}




Sense Threshold High versus Junction Temperature Tj



Delay Capacitor Charge Current versus Junction Temperature Tj




Sense Threshold Low versus Junction Temperature Tj



Datasheet 21 Rev. 1.1, 2007-10-17




Package Outlines



Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).





Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

| Version | Date | Changes |
|----------|------------|--|
| Rev. 1.1 | 2007-10-17 | Initial version of RoHS-compliant derivate of TLE 4299 Page 1: AEC certified statement added Page 1 and Page 22f: RoHS compliance statement and Green product feature added Page 1 and Page 22f: Package drawing changed to RoHS compliant version Legal Disclaimer updated |

Edition 2007-10-17

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2007 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.