



### Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
  - 25 ns
- Low active power
  - 825 mW
- Low standby power
  - 193 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


### Functional Description

The CY7C198 and CY7C199 are high-performance CMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by 77% when deselected. The CY7C199 is in the space-saving 300-mil-wide DIP package and leadless chip carrier. The CY7C198 is in the standard 600-mil-wide package.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are

both LOW, data on the eight data input/output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH. A die coat is used to ensure alpha immunity.



### Selection Guide

		7C198-25 7C199-25	7C198-35 7C199-35	7C198-45 7C199-45	7C198-55 7C199-55
Maximum Access Time (ns)		25	35	45	55
Maximum Operating Current (mA)	Commercial	170	150	150	150
	Military		160	160	160
Maximum Standby Current (mA)		35	35	35	35

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	- 65°C to + 150°C
Ambient Temperature with Power Applied .....	- 55°C to + 125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14) .....	- 0.5V to + 7.0V
DC Voltage Applied to Outputs in High Z State .....	- 0.5V to + 7.0V
DC Input Voltage .....	- 3.0V to + 7.0V
Output Current into Outputs (Low) .....	20 mA

Static Discharge Voltage .....	> 2001V (per MIL-STD-883, Method 3015)
Latch-Up Current .....	> 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military <sup>[1]</sup>	- 55°C to + 125°C	5V ± 10%

**2**
**Electrical Characteristics Over the Operating Range<sup>[2]</sup>**


Parameters	Description	Test Conditions	7C198-25 7C199-25		7C198-35, 45, 55 7C199-35, 45, 55		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		-3.0	0.8	-3.0	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+ 10	-10	+ 10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	+ 10	-10	+ 10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	Automatic $\overline{CE}$ Power-Down Current	V <sub>CC</sub> = Max. I <sub>OUT</sub> = 0 mA	Com'l	170		150	mA
			Mil			160	
I <sub>SB1</sub>	Automatic $\overline{CE}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ , Min. Duty Cycle = 100%		35		35	mA
I <sub>SB2</sub>	Automatic $\overline{CE}$ Power-Down Current	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.3V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V		20		20	mA

**Capacitance<sup>[4]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	5	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

**Notes:**

1. T<sub>A</sub> is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


Equivalent to: **THEVENIN EQUIVALENT**  
 OUTPUT ——— 167Ω ——— 1.73V

C198-6

**Switching Characteristics Over the Operating Range<sup>[2,5]</sup>**


Parameters	Description	7C198-25 7C199-25		7C198-35 7C199-35		7C198-45 7C199-45		7C198-55 7C199-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	25		35		45		55		ns
$t_{AA}$	Address to Data Valid		25		35		45		55	ns
$t_{OHA}$	Data Hold from Address Change	3		3		3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		25		35		45		55	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		15		20		20		20	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z	3		3		3		3		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6]</sup>		13		15		20		25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	3		3		3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6,7]</sup>		13		15		20		25	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		20		20		25		25	ns
<b>WRITE CYCLE<sup>[8]</sup></b>										
$t_{WC}$	Write Cycle Time	25		35		45		50		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	20		30		40		50		ns
$t_{AW}$	Address Set-Up to Write End	20		30		40		50		ns
$t_{HA}$	Address Hold from Write End	0		0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	20		25		30		40		ns
$t_{SD}$	Data Set-Up to Write End	15		17		20		25		ns
$t_{HD}$	Data Hold from Write End	0		0		0		0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[6]</sup>		13		15		20		25	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z	3		3		3		3		ns

**Notes:**

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


## Switching Waveforms

### Read Cycle No. 1<sup>[9,10]</sup>




C198-7

### Read Cycle No. 2<sup>[10, 11]</sup>



C198-8

### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[8, 12]</sup>




C198-9

#### Notes:

9. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
10. Address valid prior to or coincident with  $\overline{CE}$  transition low.
11.  $\overline{WE}$  is HIGH for read cycle.
12. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
13. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.







Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>8, 12, 13</sup>






C198-10

Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)



2

Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	High Z	Deselect

**Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C198-25PC	P15	Commercial
	CY7C198-25DC	D16	
35	CY7C198-35PC	P15	Commercial
	CY7C198-35DC	D16	
	CY7C198-35DMB	D16	Military
	CY7C198-35LMB	L55	
45	CY7C198-45PC	P15	Commercial
	CY7C198-45DC	D16	
	CY7C198-45DMB	D16	Military
	CY7C198-45LMB	L55	
55	CY7C198-55PC	P15	Commercial
	CY7C198-55DC	D16	
	CY7C198-55DMB	D16	Military
	CY7C198-55LMB	L55	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C199-25PC	P21	Commercial
	CY7C199-25VC	V21	
	CY7C199-25DC	D22	
35	CY7C199-25LC	L54	Commercial
	CY7C199-35PC	P21	
	CY7C199-35VC	V21	
35	CY7C199-35DC	D22	Commercial
	CY7C199-35LC	L54	
	CY7C199-35DMB	D22	
	CY7C199-35LMB	L54	
	CY7C199-35KMB	K74	
	45	CY7C199-45PC	P13
CY7C199-45VC		V13	
CY7C199-45DC		D14	
CY7C199-45LC		L54	
CY7C199-45DMB		D14	Military
CY7C199-45LMB		L54	
CY7C199-45KMB		K74	
55	CY7C199-55PC	P13	Commercial
	CY7C199-55VC	V13	
	CY7C199-55DC	D14	
	CY7C199-55LC	L54	
	CY7C199-55DMB	D14	Military
	CY7C199-55LMB	L54	
	CY7C199-55KMB	K74	

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

#### DC Characteristics

Parameters	Subgroups
$V_{OH}$	1, 2, 3
$V_{OL}$	1, 2, 3
$V_{IH}$	1, 2, 3
$V_{IL}$ Max.	1, 2, 3
$I_{IX}$	1, 2, 3
$I_{OZ}$	1, 2, 3
$I_{OS}$	1, 2, 3
$I_{CC}$	1, 2, 3
$I_{SB1}$	1, 2, 3
$I_{SB1}$	1, 2, 3

2

#### Switching Characteristics

Parameters	Subgroups
<b>READ CYCLE</b>	
$t_{RC}$	7, 8, 9, 10, 11
$t_{AA}$	7, 8, 9, 10, 11
$t_{OHA}$	7, 8, 9, 10, 11
$t_{ACE}$	7, 8, 9, 10, 11
$t_{DOE}$	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
$t_{WC}$	7, 8, 9, 10, 11
$t_{SCE}$	7, 8, 9, 10, 11
$t_{AW}$	7, 8, 9, 10, 11
$t_{HA}$	7, 8, 9, 10, 11
$t_{SA}$	7, 8, 9, 10, 11
$t_{PWE}$	7, 8, 9, 10, 11
$t_{SD}$	7, 8, 9, 10, 11
$t_{HD}$	7, 8, 9, 10, 11

Document #: 38-00077-F