SLLS538B - JUNE 2002 - REVISED OCTOBER 2004

<ul> <li>Operate With 3-V to 5.5-V V<sub>CC</sub> Supply</li> <li>Operate Up To 1 Mbit/s</li> </ul>	DB, DW, OR F (TOP)	
<ul> <li>Low Standby Current 1 μA Typ</li> </ul>		20 FORCEOFF
• External Capacitors 4 $\times$ 0.1 $\mu$ F	C1+[2	19 V <sub>CC</sub>
Accept 5-V Logic Input With 3.3-V Supply	V+[]3	18 GND
Latch-Up Performance Exceeds 100 mA Per	C1-[] 4	17 DOUT1
JESD 78, Class II	C2+[5	16 RIN1
RS-232 Bus-Pin ESD Protection Exceeds	C2-[]6	15 ROUT1
±15 kV Using Human-Body Model (HBM)	V-[] 7	14 FORCEON
	DOUT2 🛛 8	13 DIN1
Applications	RIN2 🛛 9	12 DIN2
<ul> <li>Battery-Powered Systems, PDAs,</li> </ul>	ROUT2 10	11 INVALID
Notebooks, Laptops, Palmtop PCs, and		<b></b> _

#### description/ordering information

**Hand-Held Equipment** 

The SN65C3223 and SN75C3223 consist of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND). The devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1  $\mu$ A. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V or has been between –0.3 V and 0.3 V for less than 30  $\mu$ s. Refer to Figure 4 for receiver input levels.

Τ <sub>Α</sub>	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 25	SN75C3223DW	7500000
	SOIC – DW	Reel of 2000	SN75C3223DWR	75C3223
0°C to 70°C	SSOP – DB	Reel of 2000	SN75C3223DBR	CA3223
		Tube of 70	SN75C3223PW	
	TSSOP – PW	Reel of 2000	SN75C3223PWR	CA3223
	0010 014	Tube of 25	SN65C3223DW	
	SOIC – DW	Reel of 2000	SN65C3223DWR	65C3223
–40°C to 85°C	SSOP – DB	Reel of 2000	SN65C3223DBR	CB3223
		Tube of 70	SN65C3223PW	
	TSSOP – PW	Reel of 2000	SN65C3223PWR	CB3223

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SLLS538B - JUNE 2002 - REVISED OCTOBER 2004

**Function Tables** 

			EACH DRIVER		
		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Х	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
н	Н	н	х	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature


H = high level, L = low level, X = irrelevant, Z = high impedance

EACH RECEIVER

	INP	PUTS	OUTPUT
RIN	EN	VALID RIN RS-232 LEVEL	ROUT
L	L	Х	Н
н	L	Х	L
Х	Н	Х	Z
Open	L	No	Н

H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

logic diagram (positive logic)





SLLS538B – JUNE 2002 – REVISED OCTOBER 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1) Positive output supply voltage range, V+ (see Note 1) Negative output supply voltage range, V– (see Note 1)	$\dots \dots \dots \dots -0.3$ V to 7 V
Supply voltage difference, $V + - V -$ (see Note 1)	
Input voltage range, V <sub>I</sub> : Driver, FORCEOFF, FORCEON, EN	
Receiver	–25 V to 25 V
Output voltage range, V <sub>O</sub> : Driver	–13.2 V to 13.2 V
Receiver, INVALID	$\dots -0.3 \text{ V}$ to V <sub>CC</sub> + 0.3 V
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): DB package	
DW package	58°C/W
PW package	83°C/W
Operating virtual junction temperature, T <sub>J</sub> Storage temperature range, T <sub>stg</sub>	
eterage temperature range, isig	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

- 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4 and Figure 6)

				MIN	NOM	MAX	UNIT
	loc Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	
VCC			$V_{CC} = 5 V$	4.5	5	5.5	V
			$V_{CC} = 3.3 V$	2			V
VIH	Driver and control high-level input voltage	FORCEON	$V_{CC} = 5 V$	2.4			V
VIL	Driver and control low-level input voltage	DIN, EN, FORCEOFF, FORCEO	NC			0.8	V
	Driver and control input voltage	DIN, EN, FORCEOFF, FORCEO	NC	0		5.5	N/
VI	Receiver input voltage			-25		25	V
т.			SN65C3223	-40		85	°C
Τ <sub>Α</sub>	Operating free-air temperature		SN65C3223	0		70	U

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT	
lj	Input leakage current	EN, FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	No load, FORCEOFF, FORCEON at $V_{CC}$		0.3	1	mA
ICC	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
		Auto-powerdown enabled	No load, <del>FORCEOFF</del> at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



SLLS538B - JUNE 2002 - REVISED OCTOBER 2004

#### **DRIVER SECTION**

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TE	ST CONDITION	S	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage	DOUT at $R_L = 3 k\Omega$ to G	ND		5	5.4		V
VOL	Low-level output voltage	DOUT at $R_L = 3 k\Omega$ to G	DOUT at $R_L = 3 k\Omega$ to GND			-5.4		V
Iн	High-level input current	VI = VCC				±0.01	±1	μΑ
۱ <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND				±0.01	±1	μΑ
	o	V <sub>CC</sub> = 3.6 V,	VO = 0 V			±35	±60	
los	Short-circuit output current‡	V <sub>CC</sub> = 5.5 V,	VO = 0 V			±35	±90	mA
r <sub>o</sub>	Output resistance	V <sub>CC</sub> , V+, and V– = 0 V,	$V_{O} = \pm 2 V$		300	10M		Ω
		FORCEOFF = GND	V <sub>O</sub> = ±12 V,	$V_{CC}$ = 3 V to 3.6 V			±25	
loff	Output leakage current	FORGEOFF = GND	$V_{O} = \pm 10 \text{ V},$	$V_{CC}$ = 4.5 V to 5.5 V			±25	μA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

<sup>‡</sup> Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
	Maximum data rata $P_{1} = 3 kO$	C <sub>L</sub> = 1000 pF		250				
			C <sub>L</sub> = 250 pF,	$V_{CC}$ = 3 V to 4.5 V	1000			kbit/s
	(see Figure T) One DOUT switchin		C <sub>L</sub> = 1000 pF,	$V_{CC}$ = 4.5 V to 5.5 V	1000			
<sup>t</sup> sk(p)	Pulse skew <sup>§</sup>	$C_{L} = 150 \text{ pF} \text{ to } 2500 \text{ pF},$	$R_L = 3 \ k\Omega$ to 7 $k\Omega$ ,	See Figure 2		300		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$V_{CC} = 3.3 \text{ V},$ RL = 3 k $\Omega$ to 7 k $\Omega$	C <sub>L</sub> = 150 pF to 1000	pF	18		150	V/µs

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

\$ Pulse skew is defined as  $|tp_{LH} - tp_{HL}|$  of each channel of the same device. NOTE 4: Test conditions are C1-C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2-C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



SLLS538B – JUNE 2002 – REVISED OCTOBER 2004

#### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -1 \text{ mA}$	VCC-0.6	V <sub>CC</sub> – 0.1		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
	Desitive enderside there is a laboration	V <sub>CC</sub> = 3.3 V		1.6	2.4	
VIT+	Positive-going input threshold voltage	$V_{CC} = 5 V$		1.9	2.4	V
		V <sub>CC</sub> = 3.3 V	0.6	1.1		.,
VIT-	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.4		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)			0.5		V
l <sub>off</sub>	Output leakage current	$\overline{EN} = V_{CC}$		±0.05	±10	μΑ
r <sub>i</sub>	Input resistance	$V_I = \pm 3 V \text{ to } \pm 25 V$	3	5	7	kΩ

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

PARAMETER		TEST (	TEST CONDITIONS		MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	CL= 150 pF,	See Figure 3	150		ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF,	See Figure 3	150		ns
t <sub>en</sub>	Output enable time	C <sub>L</sub> = 150 pF, See Figure 4	RL = 3 kΩ,	200		ns
<sup>t</sup> dis	Output disable time	C <sub>L</sub> = 150 pF, See Figure 4	R <sub>L</sub> = 3 kΩ,	200		ns
<sup>t</sup> sk(p)	Pulse skew <sup>‡</sup>	See Figure 3		50		ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

<sup>‡</sup> Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



SLLS538B - JUNE 2002 - REVISED OCTOBER 2004

### **AUTO-POWERDOWN SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)


	PARAMETER	TEST C	ONDITIONS	MIN	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$		2.7	V
V <sub>T-(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-0.3	0.3	V
VOH	INVALID high-level output voltage	$\frac{I_{OH} = -1 \text{ mA}}{FORCEOFF} = V_{CC}$	FORCEON = GND,	V <sub>CC</sub> – 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	$\frac{I_{OL} = 1.6 \text{ mA}}{\text{FORCEOFF}} = V_{CC}$	FORCEON = GND,		0.4	V

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER						
<sup>t</sup> valid	Propagation delay time, low- to high-level output	1	μs			
<sup>t</sup> invalid	Propagation delay time, high- to low-level output	30	μs			
t <sub>en</sub>	Supply enable time	100	μs			

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

#### Figure 1. Driver Slew Rate



SLLS538B – JUNE 2002 – REVISED OCTOBER 2004


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.


#### Figure 2. Driver Pulse Skew



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10 \text{ ns}$ .  $t_f \le 10 \text{ ns}$ .

**Figure 3. Receiver Propagation Delay Times** 




NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_{O} = 50 \Omega$ , 50% duty cycle,  $t_{f} \le 10$  ns.  $t_{f} \le 10$  ns.





SLLS538B - JUNE 2002 - REVISED OCTOBER 2004



#### PARAMETER MEASUREMENT INFORMATION

 $^\dagger$  Auto-powerdown disables drivers and reduces supply current to 1  $\mu A.$ 


NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

#### Figure 5. INVALID Propagation Delay Times and Supply Enabling Time



SLLS538B - JUNE 2002 - REVISED OCTOBER 2004



**APPLICATION INFORMATION** 

 $^{\dagger}$  C3 can be connected to V\_CC or GND. NOTE A: Resistor values shown are nominal.

V <sub>CC</sub> vs CAPACITOR VALUES									
Vcc	C1	C2, C3, C4							
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \end{array}$	0.1 μF 0.047 μF	0.1 μF 0.33 μF							
3 V to 5.5 V	<b>0.1</b> μ <b>F</b>	<b>0.47</b> μF							

Figure 6. Typical Operating Circuit and Capacitor Values





6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65C3223DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3223	Samples
SN65C3223DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3223	Samples
SN65C3223DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3223	Samples
SN65C3223DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3223	Samples
SN65C3223PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3223	Samples
SN65C3223PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3223	Samples
SN75C3223DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3223	Samples
SN75C3223DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3223	Samples
SN75C3223PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3223	Samples
SN75C3223PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3223	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

6-Feb-2020

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3223DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN65C3223DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN65C3223PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN75C3223DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN75C3223DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75C3223PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

2-Oct-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C3223DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN65C3223DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN65C3223PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN75C3223DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN75C3223DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75C3223PWR	TSSOP	PW	20	2000	367.0	367.0	38.0


# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated