# 74LVC109

# Dual JK flip-flop with set and reset; positive-edge trigger Rev. 5 — 29 November 2012 Product data

**Product data sheet** 

#### **General description** 1.

The 74LVC109A is a dual positive edge triggered  $J\overline{K}$  flip-flop featuring:

- individual J and  $\overline{K}$  inputs
- · clock (CP) inputs
- set (SD) and reset (RD) inputs
- complementary Q and Q outputs

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and  $\overline{K}$  inputs control the state changes of the flip-flops as described in the mode select function table. The J and  $\overline{K}$  inputs must be stable one set-up time before the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by tying the J and K inputs together.

Schmitt trigger action in the clock input makes the circuit highly tolerant of slower clock rise and fall times.

#### 2. Features and benefits

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - ♦ MM JESD22-A115-B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



### Dual JK flip-flop with set and reset; positive-edge trigger


# 3. Ordering information


#### Table 1. Ordering information

All types are specified from -40 °C to +125 °C.

Type number	Package		
	Name	Description	Version
74LVC109D	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LVC109DB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74LVC109PW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

### 4. Functional diagram






Dual JK flip-flop with set and reset; positive-edge trigger

# 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1RD	1	asynchronous reset input (active LOW)
1J	2	synchronous input
1K	3	synchronous input
1CP	4	clock input (LOW-to-HIGH; edge-triggered)
1SD	5	asynchronous set input (active LOW)
1Q	6	true flip-flop output
1Q	7	complement flip-flop output
GND	8	ground (0 V)
2Q	9	complement flip-flop output
2Q	10	true flip-flop output
2SD	11	asynchronous set input (active LOW)
2CP	12	clock input (LOW-to-HIGH; edge-triggered)
2K	13	synchronous input
2J	14	synchronous input
2RD	15	asynchronous reset input (active LOW)
V <sub>CC</sub>	16	supply voltage

#### Dual JK flip-flop with set and reset; positive-edge trigger

### 6. Functional description

Table 3. Function selection[1]

Operating modes	Input						Output	
	nSD	nRD	nCP	nJ	nK	nQ	nQ	
Asynchronous set	L	Н	X	Χ	X	Н	L	
Asynchronous reset	Н	L	Χ	Χ	Χ	L	Н	
Undetermined	L	L	Χ	Х	Χ	Н	Н	
Toggle	Н	Н	<b>↑</b>	h	I	q	q	
Load 0 (reset)	Н	Н	<b>↑</b>	I	I	L	Н	
Load 1 (set)	Н	Н	<b>↑</b>	h	h	Н	L	
Hold no change	Н	Н	<b>↑</b>	I	h	q	q	

<sup>[1]</sup> H = HIGH voltage level

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
$V_{I}$	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
$V_O$	output voltage		[2] -0.5	$V_{CC} + 0.5$	V
I <sub>O</sub>	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[3] _	500	mW
$T_{stg}$	storage temperature		-65	+150	°C

<sup>[1]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

 $h = HIGH \ voltage \ level \ one \ set-up \ time \ before \ the \ LOW-to-HIGH \ CP \ transition$ 

L = LOW voltage level

I = LOW voltage level one set-up time before the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time before the LOW-to-HIGH CP transition

X = don't care

<sup>↑ =</sup> LOW-to-HIGH CP transition

<sup>[2]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[3]</sup> For SO16 packages: above 70 °C the value of P<sub>tot</sub> derates linearly with 8 mW/K. For (T)SSOP16 packages: above 60 °C the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

### Dual JK flip-flop with set and reset; positive-edge trigger

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

# 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	–40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	٧
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	٧
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	٧
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	٧
$V_{IL}$	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	٧
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	٧
	V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	٧	
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	٧
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
output voltage	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	٧
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	٧
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	٧
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	٧
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$ ; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	٧
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	8.0	٧
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	٧
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	8.0	٧
l <sub>l</sub>	input leakage current	$V_{CC}$ = 3.6 V; $V_I$ = 5.5 V or GND	-	±0.1	±5	-	±20	μА

### Dual JK flip-flop with set and reset; positive-edge trigger

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	–40 °C to +85 °C			+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0 A	-	0.1	10	-	40	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}$	-	5	500	-	5000	μΑ
Cı	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-	5.0	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation	nCP to nQ, nQ; see Figure 5	[2]				•		'
	delay	V <sub>CC</sub> = 1.2 V		-	15	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.7	6.8	15.0	1.7	17.4	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		2.7	3.9	8.1	2.7	9.4	ns
		V <sub>CC</sub> = 2.7 V		1.5	3.9	7.3	1.5	9.5	ns
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.5	6.8	1.0	8.5	ns	
t <sub>PLH</sub> LOW to		nSD, nRD to nQ, nQ; see Figure 6							
	HIGH	V <sub>CC</sub> = 1.2 V		-	16	-	-	-	ns
	propagation delay	V <sub>CC</sub> = 1.65 V to 1.95 V		1.0	6.2	15.6	1.0	18.0	ns
	,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.6	8.3	1.5	9.7	ns
		V <sub>CC</sub> = 2.7 V		1.5	4.5	8.2	1.5	10.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		1.0	3.3	7.0	1.0	9.0	ns
t <sub>PHL</sub>	HIGH to	nSD, nRD to nQ, nQ; see Figure 6							
	LOW	V <sub>CC</sub> = 1.2 V		-	13	-	-	-	ns
	propagation delay	V <sub>CC</sub> = 1.65 V to 1.95 V		1.5	6.7	14.4	1.5	16.7	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		2.0	3.8	7.7	2.0	9.0	ns
		V <sub>CC</sub> = 2.7 V		1.5	4.1	7.1	1.5	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		1.0	3.5	6.5	1.0	8.5	ns

### Dual JK flip-flop with set and reset; positive-edge trigger

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions	-40	-40 °C to +85 °C			-40 °C to +125 °C	
				Typ[1]	Max	Min	Max	
t <sub>W</sub>	pulse width	clock HIGH or LOW; see Figure 5			1	1		
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V	3.3	-	-	3.3	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	3.3	2.0	-	3.3	-	ns
		set or reset HIGH or LOW; see Figure 6						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V	3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	-	-	3.0	-	ns
t <sub>rec</sub>	recovery	nSD, nRD to nCP; see Figure 6						
	time	V <sub>CC</sub> = 1.65 V to 1.95 V	5.5	-	-	5.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V	3.2	-	-	3.2	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	-	-	3.0	-	ns
t <sub>su</sub> set	set-up time	nJ and nK to CP; see Figure 5						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	3.5	-	-	3.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.7	-	-	2.7	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.5	-	-	2.5	-	ns
t <sub>h</sub>	hold time	nJ and nK to nCP; see Figure 5						
		V <sub>CC</sub> = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.2	-	-	2.2	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	ns
f <sub>max</sub>	maximum	see Figure 5						
	frequency	V <sub>CC</sub> = 1.65 V to 1.95 V	100	-	-	80	-	MHz
		V <sub>CC</sub> = 2.3 V to 2.7 V	125	-	-	100	-	MHz
		V <sub>CC</sub> = 2.7 V	150	-	-	120	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	150	330	-	120	-	MHz
t <sub>sk(o)</sub>	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	3] _	-	1.0	-	1.5	ns
C <sub>PD</sub>	power	$V_I = GND \text{ to } V_{CC}$	<u>4]</u>					
	dissipation	V <sub>CC</sub> = 1.65 V to 1.95 V	-	11.4	-	-	-	pF
	capacitance	V <sub>CC</sub> = 2.3 V to 2.7 V	-	17.6	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V	_	23.1	_	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup> Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

### Dual JK flip-flop with set and reset; positive-edge trigger

[4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


 $C_L$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs

### 11. AC waveforms



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig 5. Clock propagation delays, pulse width, set-up, hold times, and maximum frequency

### Dual JK flip-flop with set and reset; positive-edge trigger






Table 8. Measurement points

Supply voltage	Input		Output
V <sub>CC</sub>	VI	V <sub>M</sub>	V <sub>M</sub>
1.2 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
1.65 V to 1.95 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V

### Dual JK flip-flop with set and reset; positive-edge trigger





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

Fig 7. Load circuitry for switching times

Table 9. Test data


Supply voltage	Input		Load	Load		
	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	R <sub>L</sub>		
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ		
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ		
2.3 V to 2.7 V	$V_{CC}$	≤ 2 ns	30 pF	500 $\Omega$		
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 $\Omega$		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω		

### Dual JK flip-flop with set and reset; positive-edge trigger

### 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig 8. Package outline SOT109-1 (SO16)

74LVC109

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.

74LVC109 **NXP Semiconductors** 

### Dual JK flip-flop with set and reset; positive-edge trigger

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	Ф	HE	٦	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19	

Fig 9. Package outline SOT338-1 (SSOP16)


74LVC109

74LVC109 **NXP Semiconductors** 

### Dual JK flip-flop with set and reset; positive-edge trigger

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18	

Fig 10. Package outline SOT403-1 (TSSOP16)

74LVC109

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

### Dual JK flip-flop with set and reset; positive-edge trigger

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC109 v.5	20121129	Product data sheet	-	74LVC109 v.4
Modifications:	<ul> <li>The format of of NXP Semice</li> </ul>	this data sheet has been reconductors.	designed to comply with	the new identity guidelines
	<ul> <li>Legal texts ha</li> </ul>	ave been adapted to the new	company name where	appropriate.
	• Table 4, Table	5, Table 6, Table 7 and Table	e 8: values added for lo	ower voltage ranges.
74LVC109 v.4	20040318	Product specification	-	74LVC109 v.3
74LVC109 v.3	19980428	Product specification	-	74LVC109 v.2
74LVC109 v.2	19970318	Product specification	-	74LVC109 v.1
74LVC109 v.1	-	-	-	-

### Dual JK flip-flop with set and reset; positive-edge trigger

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC109

### Dual JK flip-flop with set and reset; positive-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC109 **NXP Semiconductors** 

## Dual JK flip-flop with set and reset; positive-edge trigger

### 17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 6
11	AC waveforms 8
12	Package outline
13	Abbreviations
14	Revision history 14
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks16
16	Contact information 16
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.