## **ON Semiconductor**

## Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# CAN FD Transceiver, Low Power, with INH, WAKE and Error Detection

# **NCV7343**

## Description

The NCV7343 CAN FD transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller.

The NCV7343 is an addition to the CAN high–speed transceiver family complementing NCV734x CAN stand–alone transceivers and previous generations such as AMIS42665, AMIS3066x, etc.

The NCV7343 guarantees additional timing parameters to ensure robust communication at data rates beyond 1 Mbit/s to cope with CAN flexible data rate requirements (CAN FD). These features make the NCV7343 an excellent choice for all types of HS–CAN networks, in nodes that require a low–power mode with wake–up capability via the CAN bus.

#### **Features**

- Compliant with International Standard ISO11898-2:2016
- CAN FD Timing Specified up to 5 Mbit/s
- Extended Bus Load Range
- Standby and Sleep Mode with very Low Current Consumption
- CAN Wake-up with Wake-up Pattern (WUP), Short CAN Activity Filter Time, Long Wake-up Timeout and Normal Bus Biasing.
- Local Wake-up
- V<sub>IO</sub> Pin Allowing Direct Interfacing with 3 V to 5 V MCUs
- Low Electromagnetic Emission (EME) and High Electromagnetic Susceptibility (EMS)
- High Impedance Bus Lines in Unpowered State
- Transmit Data (TxD) Dominant Timeout Function (Long)
- Bus Error Detection
- Under all Supply Conditions the Chip behaves Predictably
- ESD Robustness of Bus Pins > 8 kV
- Thermal Protection
- Bus Pins Short Circuit Proof to Supply Voltage and Ground
- Bus Pins Protected against Transients in an Automotive Environment
- AEC-Q100 Grade 0 Qualified and PPAP Capable
- These are Pb-Free Devices

#### Quality

• Wettable Flank Package for Enhanced Optical Inspection

#### **Typical Applications**

- Automotive
- Industrial Networks



## ON Semiconductor®

www.onsemi.com








SOIC-14 D2 SUFFIX CASE 751A-03


DFNW14 4.5x3, 0.65P MW SUFFIX CASE 507AC

#### **MARKING DIAGRAMS**









SOIC-14

DFNW14


A = Assembly Site (W)L = Wafer Lot YW(W) = Date Code

G or ■ = Pb-Free Identification

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.

## **TYPICAL APPLICATION**



**Figure 1. Typical Application Diagram** 

## RECOMMENDED EXTERNAL COMPONENTS FOR THE APPLICATIONS DIAGRAM

| Symbol             | Parameter   | Value | Unit | Note           |
|--------------------|---|-------|------|----------------|
| C <sub>VB</sub>    | Decoupling Capacitor on V <sub>B</sub> Supply Pin, Ceramic  | 100   | nF   |                |
| C <sub>VCC</sub>   | Decoupling Capacitor on V <sub>CC</sub> Supply Pin, Ceramic | 1     | μF   |                |
| C <sub>VIO</sub>   | Decoupling Capacitor on V <sub>IO</sub> Supply Pin, Ceramic | 100   | nF   |                |
| R <sub>WAKE1</sub> | WAKE Pin Pull-up Resistor                                   | 33    | kΩ   |                |
| R <sub>WAKE2</sub> | WAKE Pin Serial Protection Resistor                         | 3.3   | kΩ   |                |
| CMC                | Common Mode Choke   | 100   | μН   | (Note 1)       |
| R <sub>LT</sub>    | Terminating Resistors                                       | 60    | Ω    | < 1%, ≥ 0.25 W |
| C <sub>ST</sub>    | Common-mode Stabilization Capacitor, Ceramic                | 4.7   | nF   | < 20%, 50 V    |

<sup>1.</sup> Murata DLW32SH101XF2, Murata DLW32SH101XK2, TDK ACT45B-101-2P, TDK ACT1210R-101-2P

## **BLOCK DIAGRAM**





Figure 2. NCV7343 Block Diagram

## **PIN CONNECTIONS**



TxD [1] STBN GND CANH CANL  $V_{CC} \\$ RxD NC  $V_{\text{\footnotesize{B}}}$  $V_{\text{IO}}$ WAKE ΕN ΕP **ERRN** INH (Top View)

Figure 3. Pin Connections - SOIC-14

Figure 4. Pin Connections – DFNW14

## **PIN FUNCTION DESCRIPTION**

| Pin | Name            | Description  |
|-----|-----------------|--|
| 1   | TxD             | Transmit data input; low input → dominant driver; internal pull-up current                       |
| 2   | GND             | Ground   |
| 3   | V <sub>CC</sub> | Supply voltage   |
| 4   | RxD             | Receive data output; dominant transmitter → low output   |
| 5   | $V_{IO}$        | Input / Output pins supply voltage   |
| 6   | EN              | Enable mode control input; internal pull-down current  |
| 7   | INH             | High voltage output for controlling external voltage regulators                                  |
| 8   | ERRN            | Digital output indicating errors and power–up; active low  |
| 9   | WAKE            | Local wake-up input  |
| 10  | V <sub>B</sub>  | Battery supply connection  |
| 11  | N <sub>C</sub>  | Not connected  |
| 12  | CANL            | Low-level CAN bus line (low in dominant mode)  |
| 13  | CANH            | High-level CAN bus line (high in dominant mode)  |
| 14  | STBN            | Standby mode control input; internal pull-down current   |
| 15  | EP              | Exposed Pad. Recommended to connect to GND or left floating in application (DFNW14 package only) |

## **MAXIMUM RATINGS**

| Symbol               | Parameter   | Conditions                  | Min  | Max                   | Unit |
|----------------------|---|-----------------------------|------|-----------------------|------|
| V <sub>B</sub>       | Supply Voltage, Pin V <sub>B</sub>  | (Note 2)                    | -0.3 | +40                   | V    |
| V <sub>SUP</sub>     | Supply Voltage, Pin V <sub>CC</sub> , V <sub>IO</sub>   | (Note 2)                    | -0.3 | +6.0                  | V    |
| V <sub>CAN</sub>     | DC Voltage at Pins CANH and CANL  | 0 < V <sub>CC</sub> < 5.5 V | -42  | +42                   | V    |
| V <sub>DIFF</sub>    | DC Voltage between Any Two Pins<br>(Including CANH and CANL)  |                             | -42  | +42                   | V    |
| V <sub>DIG_IN</sub>  | DC Voltage at Pin TxD, STBN, EN   |                             | -0.3 | +40                   | V    |
| V <sub>DIG_OUT</sub> | DC Voltage at Pin RxD, ERRN   |                             | -0.3 | V <sub>IO</sub> + 0.3 | V    |
| V <sub>INH</sub>     | DC Voltage at Pin INH   |                             | -0.3 | $V_B + 0.3$           | V    |
| I <sub>INH</sub>     | DC Current on INH Pin   |                             | -5   | 0                     | mA   |
| $V_{WAKE}$           | DC Voltage at Pin WAKE  |                             | -42  | +42                   | V    |
| V <sub>ESD_IEC</sub> | Electrostatic Discharge Voltage at Pins CANH, CANL, V <sub>B</sub> and WAKE; System HBM, According to IEC 61000–4–2.        | (Note 3)                    | -8   | +8                    | kV   |
| V <sub>ESD_HBM</sub> | Electrostatic Discharge Voltage at Pins CANH, CANL, V <sub>B</sub> and WAKE; Component HBM, According to JEDEC JESD22–A114. | (Note 4)                    | -8   | +8                    | kV   |

#### **MAXIMUM RATINGS** (continued)

| Symbol               | Parameter  | Conditions                | Min  | Max  | Unit |
|----------------------|--|---------------------------|------|------|------|
| V <sub>ESD_INT</sub> | Electrostatic Discharge Voltage at All Other Pins;<br>Component HBM, According to JEDEC JESD22–A114. | (Note 4)                  | -4   | +4   | kV   |
| V <sub>ESD_CDM</sub> | Electrostatic Discharge Voltage at All Pins;<br>Component CDM, According to JEDEC JESD22–C101.       |                           | -750 | +750 | V    |
| V <sub>ESD_MM</sub>  | Electrostatic Discharge Voltage at All Pins;<br>Component MM, According to JEDEC JESD22–A115.        | (Note 5)                  | -200 | +200 | V    |
| V <sub>TRAN</sub>    | Voltage Transients, Pins CANH, CANL. Test Pulses According to ISO7637–2, Class C, (Note 6)           | Test pulses 1             | -100 | -    | V    |
|                      |  | Test pulses 2a            | -    | +75  | V    |
|                      |  | Test pulses 3a            | -150 | -    | V    |
|                      |  | Test pulses 3b            | -    | +100 | V    |
|                      | Voltage Transients, Pin V <sub>B</sub> , According to ISO7637–2                                      | Test pulse 5<br>Load dump | -    | 40   | V    |
| Latch-up             | Static Latch-up at All Pins, According to JEDEC JESD78   |                           | _    | 150  | mA   |
| TJ                   | Maximum Junction Temperature   |                           | -40  | +160 | °C   |
| T <sub>STG</sub>     | Storage Temperature  |                           | -55  | +150 | °C   |
| MSL                  | Moisture Sensitivity Level   | SOIC-14                   |      | 2    |      |
|                      |  | DFNW14                    |      | 1    |      |
| T <sub>SLD</sub>     | Peak Soldering Temperature (Note 7)  |                           | _    | 260  | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 2. Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.
- 3. Equivalent to discharging a 150 pF capacitor through a 330  $\Omega$  resistor, referenced to GND. WAKE pin stressed through an external series resistor 3.3 k $\Omega$  and with 10 nF capacitor on the module input. VB pin decoupled with 100 nF during stressing. Results were verified by an external test house.
- 4. Equivalent to discharging a 100 pF capacitor through a 1.5  $k\Omega$  resistor.
- 5. Equivalent to discharging a 200 pF capacitor through a 10  $\Omega$  resistor and 0.75  $\mu$ H coil.
- 6. Results were verified by an external test house.
- 7. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## THERMAL CHARACTERISTICS

| Rating   | Symbol  | Value     | Unit |
|--|---|-----------|------|
| Thermal Characteristics, SOIC-14 (Note 8) Thermal Resistance Junction-to-Air, (Note 9) Thermal Resistance Junction-to-Air, (Note 10) | $R_{	heta JA\_1} \ R_{	heta JA\_2}$                               | 100<br>63 | K/W  |
| Thermal Characteristics, DFNW14 (Note 8) Thermal Resistance Junction-to-Air, (Note 9) Thermal Resistance Junction-to-Air, (Note 10)  | $\begin{array}{c} R_{\thetaJA\_1} \\ R_{\thetaJA\_2} \end{array}$ | 115<br>65 | K/W  |

- 8. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.
- 9. Test board according to EIA/JEDEC Standard JESD51-3 (1S0P PCB), signal layer with 10% trace coverage.
- 10. Test board according to EIA/JEDEC Standard JESD51-7 (2S2P PCB), signal layers with 10% trace coverage.

#### **RECOMMENDED OPERATING RANGES**

| Symbol               | Parameter                            | Conditions | Min | Max             | Unit |
|----------------------|--------------------------------------|------------|-----|-----------------|------|
| V <sub>B</sub>       | Supply Voltage, Pin V <sub>B</sub>   |            | 5.0 | 40              | V    |
| V <sub>CC</sub>      | Supply Voltage, Pin V <sub>CC</sub>  |            | 4.5 | 5.5             | V    |
| V <sub>IO</sub>      | Supply Voltage, Pin V <sub>IO</sub>  |            | 2.8 | 5.5             | V    |
| V <sub>CAN</sub>     | DC Voltage at Pins CANH and CANL     |            | -36 | 36              | V    |
| V <sub>DIG_IN</sub>  | DC Voltage at Pins TxD, STBN, and EN |            | 0   | 5.5             | V    |
| V <sub>DIG_OUT</sub> | DC Voltage at Pins RxD and ERRN      |            | 0   | V <sub>IO</sub> | V    |
| V <sub>INH</sub>     | DC Voltage at Pin INH                |            | 0   | $V_{B}$         | V    |
| I <sub>INH</sub>     | DC Current on Pin INH                |            | -1  | 0               | mA   |

## **RECOMMENDED OPERATING RANGES** (continued)

| Symbol            | Parameter              | Conditions | Min | Max            | Unit |
|-------------------|------------------------|------------|-----|----------------|------|
| V <sub>WAKE</sub> | DC Voltage at Pin WAKE |            | -42 | V <sub>B</sub> | V    |
| TJ                | Junction Temperature   |            | -40 | 150            | °C   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V;  $V_{B} = 5.0 \text{ V}$  to 40 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40 \text{ to } +150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RxD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin)

|                              | flow into the respective pin)  | On Hillians  | N#: | Ŧ   |     | 11   |
|------------------------------|--|--|-----|-----|-----|------|
| Symbol                       | Parameter  | Conditions   | Min | Тур | Max | Unit |
| V <sub>CC</sub> SUPPLY (P    |  |  | 1   | 1   | 1   |      |
| V <sub>CC</sub>              | Power Supply Voltage   |  | 4.5 | -   | 5.5 | V    |
| Icc                          | Supply Current   | Normal mode, Dominant, $V_{TxD} = 0 V$   | _   | 47  | 61  | mA   |
|                              |  | Normal mode, Recessive, $V_{TxD} = V_{IO}$   | -   | 3.2 | 6.2 | mA   |
|                              |  | Silent mode, Recessive   | _   | 1.0 | 3.2 | mA   |
|                              |  | Normal mode, Dominant, $V_{TXD} = 0 \text{ V}$ , one of bus wires shorted (Note 11) $-3 \text{ V} \le V_{CANH}$ , $V_{CANL} \le +18 \text{ V}$   | -   | -   | 103 | mA   |
| I <sub>CC_LP</sub>           | Supply Current<br>in Low–power Modes<br>(Standby or Sleep Mode)            | Standby or Sleep mode, $V_{CC}$ = 5 V $V_{B} > V_{CC}$ , $T_{J} \le 100^{\circ}$ C (Note 11)   | -   | 11  | 20  | μА   |
| V <sub>uv_VCC</sub>          | Undervoltage Detection<br>Threshold  |  | 3.5 | 3.8 | 4.3 | V    |
| V <sub>uvh_</sub> VCC        | Undervoltage Threshold<br>Hysteresis                                       |  | -   | 120 | -   | mV   |
| V <sub>IO</sub> SUPPLY VO    | LTAGE (Pin V <sub>IO</sub> )   |  |     |     |     |      |
| V <sub>IO</sub>              | Supply Voltage on Pin V <sub>IO</sub>                                      |  | 2.8 | _   | 5.5 | V    |
| I <sub>IO</sub>              | Normal-power Mode Supply<br>Current  | Normal or Silent mode; V <sub>TxD</sub> = 0 V  | _   | 110 | 300 | μΑ   |
|                              |  | Normal or Silent mode, V <sub>TxD</sub> = V <sub>IO</sub>  | _   | 1.5 | 7.0 | μΑ   |
| I <sub>IO_LP</sub>           | Low-power Mode Supply Current  | Standby or Sleep mode; $V_{TxD} = V_{IO}$ ; $T_J \le 100^{\circ}C$ (Note 11)   | -   | 1.0 | 4.0 | μΑ   |
| $V_{uv\_VIO}$                | Undervoltage Detection<br>Threshold  |  | 2.0 | 2.2 | 2.8 | V    |
| V <sub>uvh_VIO</sub>         | Undervoltage Threshold<br>Hysteresis                                       |  | -   | 280 | -   | mV   |
| V <sub>B</sub> SUPPLY VO     | LTAGE (Pin V <sub>B</sub> )  |  |     | -   |     |      |
| V <sub>B</sub>               | Supply Voltage on Pin V <sub>B</sub>                                       |  | 5.0 | _   | 40  | V    |
| I <sub>B</sub>               | Normal-power Mode Supply<br>Current  | Normal and Silent mode;<br>V <sub>B</sub> = 5 V to 38 V  | -   | 3.5 | 7.0 | μΑ   |
| I <sub>B_LP</sub>            | Low-power Mode Supply Current  | Standby mode $V_{WAKE} = V_{B};$ $V_{B} = 5 \text{ V to } 38 \text{ V}$  | -   | 3.5 | 7.0 | μΑ   |
|                              |  | Sleep mode $ \begin{array}{l} \text{Sleep mode} \\ \text{V}_{VCC} = \text{V}_{VIO} = 0 \text{ V}, \\ \text{V}_{WAKE} = \text{V}_{B}; \\ \text{V}_{B} = 5 \text{ V to } 38 \text{ V} \\ \text{T}_{J} \leq 100^{\circ}\text{C (Note 11)} \end{array} $ | -   | 13  | 20  | μΑ   |
| I <sub>B_LP_VB&amp;VCC</sub> | Sum of Low–power Mode Supply<br>Current to Battery and V <sub>CC</sub> Pin | Sleep and Standby Mode $V_{VCC} = V_{VIO} = 5 V$ , $V_B = 5 V$ to $38 V$ $T_J \le 100^{\circ}C$ (Note 11)  | -   | 14  | 23  | μΑ   |

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V;  $V_{B} = 5.0 \text{ V}$  to 40 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40 \text{ to} +150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RxD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

| Symbol                     | Parameter                            | Conditions  | Min                  | Тур                      | Max                     | Unit |
|----------------------------|--------------------------------------|---|----------------------|--------------------------|-------------------------|------|
| V <sub>B</sub> SUPPLY VO   | LTAGE (Pin V <sub>B</sub> )          |   |                      |                          | •                       |      |
| V <sub>uvd_VB</sub>        | Undervoltage Detection<br>Threshold  | V <sub>B</sub> falling  | 3.7                  | 4.1                      | 4.5                     | V    |
| V <sub>uvr_VB</sub>        | Undervoltage Recovery<br>Threshold   | V <sub>B</sub> rising   | 3.9                  | 4.4                      | 4.9                     | V    |
| V <sub>uvh_VB</sub>        | Undervoltage Threshold<br>Hysteresis |   | 100                  | 300                      | 400                     | mV   |
| TRANSMITTER                | DATA INPUT (PIN TxD)                 |   |                      |                          | •                       |      |
| V <sub>IH</sub>            | High-level Input Voltage             | Output recessive  | 2.0                  | -                        | _                       | V    |
| V <sub>IL</sub>            | Low-level Input Voltage              | Output dominant   | _                    | -                        | 0.8                     | V    |
| I <sub>IH</sub>            | High-level Input Current             | $V_{TxD} = V_{IO}$  | -5.0                 | 0                        | +5.0                    | μΑ   |
| R <sub>PU</sub>            | Pull-up Resistor                     |   | 10                   | 25                       | 50                      | kΩ   |
| I <sub>LEAK</sub>          | Leakage Current                      | V <sub>TxD</sub> = 5.5 V, V <sub>IO</sub> = 0 V   | -1.0                 | 0                        | +1.0                    | μΑ   |
| C <sub>i</sub>             | Input Capacitance                    | (Note 11)   | _                    | 5                        | 10                      | pF   |
| RECEIVER DAT               | A OUTPUT (Pin RxD)                   |   |                      |                          | <u> </u>                | 1    |
| I <sub>OH</sub>            | High-level Output Current            | $V_{RxD} = V_{IO} - 0.4 V$  | -8.0                 | -3.0                     | -1.0                    | mA   |
| I <sub>OL</sub>            | Low-level Output Current             | V <sub>RxD</sub> = 0.4 V  | 1.0                  | 6.0                      | 12                      | mA   |
| TRANSMITTER                | MODE SELECT (Pin STBN, EN)           | •   |                      |                          |                         |      |
| V <sub>IH</sub>            | High-level Input Voltage             | Standby mode  | 2.0                  | -                        | _                       | V    |
| V <sub>IL</sub>            | Low-level Input Voltage              | Normal mode   | _                    | -                        | 0.8                     | V    |
| R <sub>PD</sub>            | Pull-down Resistor                   |   | 300                  | 650                      | 1000                    | kΩ   |
| I <sub>IL</sub>            | Low-level Input Current              | V <sub>STBN</sub> = 0 V   | -1.0                 | 0                        | +1.0                    | μΑ   |
| I <sub>LEAK</sub>          | Leakage Current                      | $V_{STBN} = 5.5 \text{ V}, V_{B} = V_{CC} = V_{IO} = 0 \text{ V}$   | -1.0                 | 0                        | +1.0                    | μΑ   |
| C <sub>i</sub>             | Input Capacitance                    | (Note 11)   | _                    | 5                        | 10                      | pF   |
| ERROR SIGNAL               | LING (Pin ERRN)                      | •   | •                    |                          |                         |      |
| I <sub>OH</sub>            | High Level Output Current            | $V_{ERRN} = V_{IO} - 0.4 V$   | -100                 | -50                      | -10                     | μΑ   |
| I <sub>OL</sub>            | Low Level Output Current             | V <sub>ERRN</sub> = 0.4 V   | 0.1                  | 0.5                      | 1.0                     | mA   |
| LOCAL WAKE-                | UP INPUT (Pin WAKE)                  | •   |                      |                          | •                       |      |
| V <sub>IH</sub>            | High-level Input Voltage             | Standby or Sleep  | V <sub>B</sub> – 2   | -                        | -                       | V    |
| V <sub>IL</sub>            | Low-level Input Voltage              | Standby or Sleep  | -                    | -                        | V <sub>B</sub> – 4      | V    |
| I <sub>IH</sub>            | High-level Input Current             | $\begin{array}{l} V_{WAKE} = V_B - 2 \; V; \\ V_{WAKE} = High \; for \; t \geq t_{wake\_filt} \\ (Pull-up \; active) \end{array}$ | -11                  | -                        | -3.0                    | μΑ   |
| I <sub>IL</sub>            | Low-level Input Current              | $V_{WAKE} = V_B - 4 V;$<br>$V_{WAKE} = Low for t \ge t_{wake\_filt}$<br>(Pull-down active)  | 3.0                  | -                        | 11                      | μΑ   |
| INHIBIT OUTPU              | IT (Pin INH)                         | •   | •                    |                          | •                       |      |
| V <sub>OH</sub>            | High-level Output Voltage            | I <sub>INH</sub> = -1 mA  | V <sub>B</sub> – 0.6 | V <sub>B</sub> –<br>0.27 | V <sub>B</sub> –<br>0.1 | V    |
| I <sub>LEAK</sub>          | Leakage Current                      | Sleep or Power–off mode, V <sub>INH</sub> = 0 V   | -5                   | 0                        | +5                      | μΑ   |
| CAN TRANSMIT               | TTER (Pins CANH and CANL)            |   |                      |                          |                         |      |
| V <sub>o(dom)</sub> (CANH) | Dominant Output Voltage at Pin CANH  | Normal mode; $V_{TxD}$ = Low;<br>t < t <sub>dom(TxD)</sub> ; 45 $\Omega$ ≤ R <sub>LT</sub> ≤ 65 $\Omega$                          | 2.75                 | 3.65                     | 4.5                     | V    |

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V;  $V_{B} = 5.0 \text{ V}$  to 40 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40 \text{ to} +150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RxD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

| Symbol                        | Parameter  | Conditions  | Min          | Тур        | Max          | Unit            |
|-------------------------------|--|---|--------------|------------|--------------|-----------------|
| CAN TRANSMIT                  | TER (Pins CANH and CANL)   |   |              |            |              |                 |
| V <sub>o(dom)</sub> (CANL)    | Dominant Output Voltage at Pin CANL  | Normal mode; $V_{TxD}$ = Low;<br>t < $t_{dom(TxD)}$ ; 45 $\Omega$ ≤ $R_{LT}$ ≤ 65 $\Omega$                                    | 0.5          | 1.35       | 2.25         | V               |
| V <sub>o(rec)</sub>           | Recessive Output Voltage at Pins<br>CANH and CANL                                    | Normal or Silent mode;<br>V <sub>TxD</sub> = High<br>or V <sub>TxD</sub> = Low and t > t <sub>dom(TxD)</sub> ;<br>no load     | 2.0          | 2.5        | 3.0          | V               |
| V <sub>o(off)</sub>           | Recessive Output Voltage at Pins CANH and CANL                                       | Standby or Sleep mode;<br>no load   | -0.1         | 0          | +0.1         | V               |
| $V_{o(dom)(diff)}$            | Differential Dominant Output<br>Voltage  | Normal mode; $V_{TxD}$ = Low;<br>t < $t_{dom(TxD)}$ ; 50 $\Omega$ ≤ $R_{LT}$ ≤ 65 $\Omega$                                    | 1.5          | 2.3        | 3.0          | V               |
| $V_{o(dom)(diff)\_E}$         | (VCANH - VCANL)  | Normal mode; $V_{TxD}$ = Low;<br>t < $t_{dom(TxD)}$ ; 45 $\Omega$ ≤ $R_{LT}$ ≤ 70 $\Omega$                                    | 1.4          | 2.3        | 3.3          | V               |
| V <sub>o(dom)(diff)_ARB</sub> |  | Normal mode; $V_{TxD}$ = Low;<br>t < t <sub>dom(TxD)</sub> ; $R_{LT}$ = 2 240 $\Omega$  | 1.5          | -          | 5.0          | V               |
| V <sub>o(rec)(diff)</sub>     | Differential Recessive Output<br>Voltage<br>(VCANH - VCANL)                          | Normal or Silent mode;  V <sub>TxD</sub> = High or V <sub>TxD</sub> = Low and t > t <sub>dom(TxD)</sub> ; no load             | -50          | 0          | +50          | mV              |
| $V_{O(off)(diff)}$            | Differential Recessive Output<br>Voltage<br>(V <sub>CANH</sub> - V <sub>CANL</sub> ) | Standby or Sleep Mode;<br>no load   | -0.2         | 0          | +0.2         | V               |
| V <sub>o(sym)</sub>           | Driver Output Voltage Symmetry Vo(sym) = VCANH + VCANL                               | TxD = square wave up to 1 MHz;<br>C <sub>ST</sub> = 4.7 nF  | 0.9          | 1.0        | 1.1          | V <sub>CC</sub> |
| I <sub>o(sc)</sub> (CANH)     | Short Circuit Output Current at Pin CANH in Dominant                                 | Normal mode; $V_{TxD}$ = Low, $t < t_{dom(TxD)}$ ; $-3 \text{ V} \le V_{CANH} \le +18 \text{ V}$ NCV7343xx0 NCV7343xx1        | -100<br>-100 | -70<br>-70 | +2.0<br>+5.0 | mA              |
| I <sub>O(SC)</sub> (CANL)     | Short Circuit Output Current at Pin CANL in Dominant                                 | Normal mode; $V_{TxD}$ = Low,<br>t < $t_{dom(TxD)}$ ; -3 V $\leq$ V <sub>CANL</sub> $\leq$ +36 V<br>NCV7343xx0<br>NCV7343xx1  | -2.0<br>-2.0 | +70<br>+70 | +100<br>+100 | mA              |
| I <sub>O(sc)(rec)</sub>       | Short Circuit Output Current<br>at Pins CANH and CANL<br>in Recessive                | Normal or Silent mode;<br>-27 V < V <sub>CANH</sub> , V <sub>CANL</sub> < +32 V<br>NCV7343xx0<br>NCV7343xx1                   | -3.0<br>-6.0 | _<br>_     | +3.0<br>+6.0 | mA              |
| CAN RECEIVER                  | (Pins CANH and CANL)   |   | •            |            |              |                 |
| I <sub>LEAK(off)</sub>        | Input Leakage Current  | $0 \Omega$ < R(V <sub>CC</sub> to GND) < 1 MΩ<br>V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V                                  | -5.0         | 0          | +5.0         | μΑ              |
|                               |  | $V_{B} = V_{CC} = V_{IO} = 0 V$ $V_{CANH} = V_{CANL} = 5 V$   | -5.0         | 0          | +5.0         | μΑ              |
| V <sub>i(rec)(diff)_NM</sub>  | Differential Input Voltage Range<br>Recessive State                                  | Normal or Silent mode;<br>–12 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +12 V;<br>no load                                   | -3.0         | -          | +0.5         | V               |
| V <sub>i(rec)(diff)_LP</sub>  |  | Standby or Sleep mode;<br>$-12 \text{ V} \leq \text{V}_{CANH}, \text{V}_{CANL} \leq +12 \text{ V};$<br>no load                | -3.0         | -          | +0.4         | V               |
| $V_{i(dom)(diff)\_NM}$        | Differential Input Voltage Range<br>Dominant State                                   | Normal or Silent mode;<br>−12 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +12 V;<br>no load                                   | 0.9          | -          | 8.0          | V               |
| $V_{i(dom)(diff)\_LP}$        |  | Standby or Sleep mode;<br>$-12 \text{ V} \leq \text{V}_{\text{CANH}}, \text{ V}_{\text{CANL}} \leq +12 \text{ V};$<br>no load | 1.05         | _          | 8.0          | V               |

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V;  $V_{IO} = 2.8 \text{ V}$  to 5.5 V;  $V_{B} = 5.0 \text{ V}$  to 40 V; for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_J = -40 \text{ to} +150^{\circ}\text{C}$ ;  $R_{LT} = 60 \Omega$ ,  $C_{RxD} = 15 \text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

| Symbol                        | Parameter   | Conditions   | Min      | Тур  | Max      | Unit     |
|-------------------------------|---|--|----------|------|----------|----------|
| CAN RECEIVER                  | (Pins CANH and CANL)  |  |          |      |          |          |
| $V_{i(th)(diff)\_NM}$         | Differential Receiver Threshold<br>Voltage  | Normal or Silent mode;<br>$-12 \text{ V} \leq \text{V}_{\text{CANH}}, \text{ V}_{\text{CANL}} \leq +12 \text{ V};$<br>no load  | 0.5      | -    | 0.9      | V        |
| V <sub>i(th)(diff)_NM_E</sub> |   | Normal or Silent mode; Extended, $-30 \text{ V} \leq \text{V}_{CANH}, \text{V}_{CANL} \leq +35 \text{ V};$ no load             | 0.4      | _    | 1.0      | V        |
| V <sub>i(th)(diff)_LP</sub>   |   | Standby or Sleep mode;<br>$-12 \text{ V} \leq \text{V}_{\text{CANH}}, \text{ V}_{\text{CANL}} \leq +12 \text{ V};$<br>no load  | 0.4      | _    | 1.05     | V        |
| R <sub>i(cm)</sub>            | Common–mode Input Resistance at Pins CANH and CANL                                | -2 V ≤ V <sub>CANH</sub> , V <sub>CANL</sub> ≤ +7 V  | 6.0      | _    | 50       | kΩ       |
| R <sub>i(cm)(m)</sub>         | Matching between Pin CANH<br>and Pin CANL Common Mode<br>Input Resistance         | V <sub>CANH</sub> = V <sub>CANL</sub> = +5 V   | -1       | 0    | +1       | %        |
| R <sub>i(diff)</sub>          | Differential Input Resistance   | $\begin{array}{c} R_{i(diff)} = R_{i(cm)(CANH)} + R_{i(cm)(CANL)} \\ -2 \ V \leq V_{CANH}, \ V_{CANL} \leq +7 \ V \end{array}$ | 12       | _    | 100      | kΩ       |
| C <sub>i</sub>                | Input Capacitance at Pins CANH and CANL   | V <sub>TxD</sub> = High; (Note 11)   | -        | 7.5  | 20       | pF       |
| C <sub>i(diff)</sub>          | Differential Input Capacitance  | V <sub>TxD</sub> = High; (Note 11)   | _        | 3.75 | 10       | pF       |
| THERMAL SHU                   | TDOWN   |  | <u> </u> |      | <u> </u> |          |
| T <sub>JSD</sub>              | Shutdown Junction Temperature   | Junction temperature rising  | 160      | 180  | 200      | °C       |
| T <sub>JSD_HYST</sub>         | Shutdown Junction Temperature<br>Hysteresis                                       |  | 2.0      | 3.5  | 6.0      | °C       |
| TIMING CHARA                  | CTERISTICS (see Figure 18)  |  | <u> </u> |      | <u> </u> | <u> </u> |
| t <sub>d</sub> (TxD-BUSon)    | Propagation Delay TxD to Bus<br>Active  | Normal mode (Note 12, Figure 16)   | -        | 75   | _        | ns       |
| t <sub>d</sub> (TxD-BUSoff)   | Propagation Delay TxD to Bus<br>Inactive  | Normal mode (Note 12, Figure 16)   | -        | 85   | -        | ns       |
| t <sub>d(BUSon-RxD)</sub>     | Propagation Delay Bus Active to RxD   | Normal or Silent mode (Note 12, Figure 16)   | -        | 25   | -        | ns       |
| t <sub>d</sub> (BUSoff–RxD)   | Propagation Delay Bus Inactive to RxD   | Normal or Silent mode (Note 12, Figure 16)   | -        | 35   | -        | ns       |
| t <sub>pd_dr</sub>            | Propagation Delay TxD to RxD Dominant to Recessive Transition                     | Normal mode (Note 12, Figure 17)<br>t <sub>bit(TxD)</sub> = 200 ns / 500 ns / 1000 ns  | 50       | 100  | 170      | ns       |
| t <sub>pd_rd</sub>            | Propagation Delay TxD to RxD<br>Recessive to Dominant Transition                  | Normal mode (Note 12, Figure 17)<br>t <sub>bit(TxD)</sub> = 200 ns / 500 ns / 1000 ns  | 50       | 120  | 170      | ns       |
| t <sub>dom(TxD)</sub>         | TxD Dominant Timeout  | Normal mode; V <sub>TxD</sub> = Low  | 1.2      | 2.4  | 6.0      | ms       |
| t <sub>en(TxD)</sub>          | Transmitter Activation Time after Clearing TxD Dominant Timeout Flag Condition    | Normal mode  | 7.0      | _    | 50       | μs       |
| t <sub>dom(BUS)</sub>         | Bus Dominant Timeout  | Normal or Silent mode; bus dominant  | 1.5      | 2.8  | 6.5      | ms       |
| t <sub>en(RxD)</sub>          | Receiver Activation Time after<br>Clearing Bus Dominant Timeout<br>Flag Condition | Normal or Silent mode  | 14       | _    | 50       | μS       |
| t <sub>bit(RxD)</sub>         | Bit Time on RxD Pin   | $t_{bit(TxD)} = 500 \text{ ns (Note 12, Figure 17)}$   | 400      | -    | 550      | ns       |
|                               |   | t <sub>bit(TxD)</sub> = 200 ns (Note 12, Figure 17)  | 120      | _    | 220      | ns       |

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 4.5 V to 5.5 V;  $V_{IO}$  = 2.8 V to 5.5 V;  $V_{B}$ = 5.0 V to 40 V; for typical values  $T_A$  = 25°C, for min/max values  $T_J$  = -40 to +150°C;  $R_{LT}$  = 60  $\Omega$ ,  $C_{RxD}$  = 15 pF; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

| Symbol                       | Parameter   | Conditions   | Min  | Тур | Max | Unit |
|------------------------------|---|--|------|-----|-----|------|
| TIMING CHARA                 | CTERISTICS (see Figure 18)  |  |      |     |     |      |
| t <sub>bit(Vi(diff))</sub>   | Bit Time on Bus Pins  | t <sub>bit(TxD)</sub> = 500 ns (Note 12, Figure 17)  | 435  | -   | 530 | ns   |
|                              | (CANH – CANL)   | t <sub>bit(TxD)</sub> = 200 ns (Note 12, Figure 17)  | 155  | -   | 210 | ns   |
| $\Delta t_{\sf rec}$         | Receiver Timing Symmetry  | t <sub>bit(TxD)</sub> = 500 ns (Note 12, Figure 17)  | -65  | _   | +40 | ns   |
|                              | $\Delta t_{\text{rec}} = t_{\text{bit}(RxD)} - t_{\text{bit}(Vi(diff))}$                                | t <sub>bit(TxD)</sub> = 200 ns (Note 12, Figure 17)  | -45  | -   | +15 | ns   |
| t <sub>d(startup)</sub>      | Power–on Event Device Sartup<br>Time  | V <sub>B</sub> > V <sub>uvr_VB</sub> to Standby Mode Delay<br>(Figure 5)                     | -    | _   | 100 | μS   |
| t <sub>d(mode)</sub>         | Operating Mode Change Delay   | Mode change by STBN/EN pins<br>(Figure 7 and Figure 8)                                       | 7.0  | 16  | 50  | μS   |
| t <sub>d(mode_wake)</sub>    |   | Mode change after local wake-up (Figure 12 and Figure 13)                                    | 10   | 16  | 38  | μS   |
| t <sub>d(mode_wup)</sub>     |   | Mode change after remote wake-up (Figure 14)   | 10   | 22  | 63  | μS   |
| t <sub>h(mode)</sub>         | Operating Mode Change Hold Time   | Figure 7 and Figure 8  | 3.0  | -   | 50  | μS   |
| t <sub>h(go-to-sleep)</sub>  | Go-to-Sleep Mode Entering Hold<br>Time  | STBN = Low, EN = High (Figure 9)   | 3.0  | -   | 50  | μS   |
| t <sub>d(wake_startup)</sub> | Power–on Event WAKE Pin<br>Enable Time  | Standby mode to WAKE input enable delay (Power–on event only) (Figure 5)                     | 40   | 70  | 200 | μS   |
| twake_filt                   | WAKE Pin Input Filter Time  | Standby or Sleep mode<br>(Figure 12 and Figure 13)   | 5.0  | 21  | 60  | μS   |
| t <sub>d(wake_flg)</sub>     | Wake-up Flag Set Delay Time   | Local wake-up detected, Standby or Sleep mode (Figure 12 and Figure 13)                      | 3.0  | 5.5 | 13  | μS   |
| t <sub>wup_filt</sub>        | Bus Wake-up Pattern Filter Time (Short)   | Standby or Sleep mode (Figure 14)  | 0.15 | _   | 1.8 | μS   |
| t <sub>wup_to</sub>          | Bus Wake-up Pattern Timeout   | Standby or Sleep mode (Figure 14)  | 1.0  | 2.0 | 5.0 | ms   |
| t <sub>d(wup_flg)</sub>      | Wake-up Flag Set Delay Time   | Remote wake–up detected, Standby or Sleep mode (Figure 14)                                   | 3.0  | 11  | 38  | μS   |
| t <sub>uv_det</sub>          | Transmitter Deactivation Time after V <sub>CC</sub> or V <sub>IO</sub> Undervoltage Condition Detection | V <sub>CC</sub> < V <sub>uvd_VCC</sub> or V <sub>IO</sub> < V <sub>uvd_VIO</sub> (Figure 6)  | -    | 0.7 | _   | μS   |
| t <sub>uv_rec</sub>          | Transmitter Activation Time after V <sub>CC</sub> and V <sub>IO</sub> Undervoltage Condition Removal    | V <sub>CC</sub> > V <sub>uvr_VCC</sub> and V <sub>IO</sub> > V <sub>uvr_VIO</sub> (Figure 6) | 14   | 25  | 75  | μS   |
| t <sub>uvd_VCC</sub>         | V <sub>CC</sub> Undervoltage Detection Timeout  | V <sub>CC</sub> < V <sub>uvd_VCC</sub> to V <sub>CC</sub> UV flag set                        | 100  | 160 | 400 | ms   |
| t <sub>uvd_VIO</sub>         | V <sub>IO</sub> Undervoltage Detection<br>Timeout   | V <sub>IO</sub> < V <sub>uvd_VIO</sub> to V <sub>IO</sub> UV flag set                        | 100  | 160 | 400 | ms   |
| t <sub>uvr_VCC</sub>         | V <sub>CC</sub> Undervoltage Recovery<br>Timeout  | V <sub>CC</sub> > V <sub>uvr_VCC</sub> to V <sub>CC</sub> UV flag reset                      | 0.35 | 0.6 | 1.3 | ms   |
| t <sub>uvr_VIO</sub>         | V <sub>IO</sub> Undervoltage Recovery<br>Timeout  | V <sub>IO</sub> > V <sub>uvr_VIO</sub> to V <sub>IO</sub> UV flag reset                      | 0.35 | 0.6 | 1.3 | ms   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>11.</sup> Values based on design and characterization, not tested in production.

<sup>12.</sup>  $C_{LT}$  = 100 pF,  $C_{ST}$  not present,  $C_{RxD}$  = 15 pF

#### **FUNCTIONAL DESCRIPTION**

#### **POWER SUPPLY**

NCV7343 implements three power supply inputs – battery supply input  $V_B$ , CAN transceiver supply input  $V_{CC}$  and digital IOs supply input  $V_{IO}$ .

## **V<sub>B</sub> Supply Pin**

 $V_{B}$  is the main supply pin of the NCV7343. The NCV7343 proceeds from Power–off mode to Standby mode as soon as the  $V_{B}$  supply is available. This supply input is used to provide the minimum power required for the operation in case of absence of the remaining supplies. Typically this is the only active supply in a low–power Sleep mode providing power supply to the low–power wake–up detector.

## **V<sub>CC</sub> Supply Pin**

 $V_{CC}$  pin is the CAN transceiver main supply input in Normal and Silent mode.

#### **VIO Supply Pin**

Digital pins interfacing with the microcontroller have a separate IO supply. The  $V_{\rm IO}$  pin should be connected to microcontroller supply pin. By using  $V_{\rm IO}$  supply pin shared with microcontroller the IO levels between microcontroller and transceiver are properly adjusted. See Figure 1.




Figure 5. Typical Power-up Sequence

#### **Power Supplies Monitoring**

 $V_B$ ,  $V_{CC}$  and  $V_{IO}$  supply inputs are monitored by undervoltage detectors with individual thresholds and filtering times both for undervoltage detection and undervoltage recovery.

In Normal mode, the transmitter is disabled  $t_{uv\_det}$  after  $V_{CC}$  or  $V_{IO}$  voltage falls below respective undervoltage detection thresholds. The transmitter is re–enabled  $t_{uv\_rec}$  after both  $V_{CC}$  and  $V_{IO}$  voltage rises above the undervoltage recovery thresholds (Figure 6).

 $V_B$  undervoltage is detected if  $V_B$  supply voltage falls below undervoltage detection threshold,  $V_{uvd\_vB}$ .  $V_B$  undervoltage recovery is detected if  $V_B$  supply voltage rises above the undervoltage recovery threshold,  $V_{uvr\_vB}$ .

 $V_{CC}$  undervoltage flag is set if  $V_{CC}$  supply voltage is lower than  $V_{uv\_VCC}$  for longer than  $V_{CC}$  undervoltage detection time  $t_{uvd\_VCC}$ .  $V_{CC}$  undervoltage recovery is detected and the flag is reset if  $V_{CC}$  supply voltage is higher than  $V_{uv\_VCC}$  for longer than  $V_{CC}$  undervoltage recovery time  $t_{uvr\_VCC}$ .

Similarly,  $V_{IO}$  undervoltage flag is set if  $V_{IO}$  supply voltage is lower than  $V_{uv\_VIO}$  for longer than  $V_{IO}$  undervoltage detection time  $t_{uvd\_VIO}$ .  $V_{IO}$  undervoltage recovery is detected and the flag is reset if  $V_{IO}$  supply voltage is higher than  $V_{uv\_VIO}$  for longer than  $V_{IO}$  undervoltage recovery time  $t_{uvr\_VIO}$ .

Both  $V_{CC}$  and  $V_{IO}$  undervoltage flags and the undervoltage detection timers are also reset after local or remote wake—up detection event or STBN pin rising edge detection in Sleep mode.

Once the  $V_{CC}$  and/or  $V_{IO}$  undervoltage flag is set the device changes to Sleep mode. The Sleep mode can be left and the operation mode control by STBN and EN pin is re—enabled as soon as both  $V_{CC}$  and  $V_{IO}$  supplies are recovered. The operating mode control state machine is not reset when an undervoltage condition is detected. Thus if Sleep mode was requested by the host prior to  $V_{CC}$  and/or  $V_{IO}$  undervoltage condition detection and the EN pin was set Low in Sleep mode, the device stays in Sleep once the undervoltage is recovered, although STBN and EN pins are both set Low, which is otherwise considered a Standby mode request.




Figure 6. Transmitter Deactivation/Activation in Case of Undervoltage Event

#### **INH Pin**

The INH output pin is a high–voltage high–side switch to  $V_B$  supply. It can be used to control the  $V_{CC}$  or  $V_{IO}$  external supply voltage regulators. The output is switched high in all operating modes except for the Sleep mode. In Sleep mode the pin is left floating (high–impedance) which can be used to deactivate the external regulators in order to minimize the ECU current consumption. The INH switch is also deactivated in Power–off mode.

#### HIGH SPEED CAN TRANSCEIVER

NCV7343 implements high–speed physical layer CAN FD transceiver compatible with ISO11898–2:2016, implementing following optional features or alternatives:

- Extended bus load range
- Transmit dominant timeout, long
- Support of bit rates up to 5 Mbit/s
- Low-power modes with wake-up via wake-up pattern, Short CAN activity filter time and long wake-up timeout
- Normal Bus biasing

#### **OPERATIONS MODES**

NCV7343 provides five operation modes. These modes are either selectable through pins STBN and EN or entered automatically upon detection of specific event, such as power–on, undervoltage of wake–up (see Figure 11). Any mode transition is completed within a time given by operating mode change delay t<sub>d(mode)</sub>.





Figure 7. Operating Mode Transition Timing



**Figure 8. Operating Mode Transition Timing** 

## Power-off

This virtual mode is entered as soon as the  $V_B$  voltage falls below the battery undervoltage detection threshold  $V_{uvd\_VB}$  and a  $V_B$  undervoltage condition is detected. The internal logic is reset. The transceiver and wake-up detection is

disabled, CAN bus pins are left floating and the INH pin is deactivated. The RxD pin is left High at  $V_{IO}$  level. As soon as the  $V_{B}$  voltage rises above battery undervoltage recovery threshold  $V_{uvr}$   $V_{B}$ , the device proceeds to Standby mode.

#### Standby Mode

Standby mode is a low-power mode. In Standby mode both the transmitter and receiver are disabled and a very low-power differential receiver monitors the bus lines for CAN bus activity. The bus lines are biased to ground and supply current is reduced to a minimum.

A wake-up event can be detected either on the CAN bus or on the WAKE pin. A valid wake-up is signaled on pins ERRN and RxD. Pin INH remains active (pulled high) so that the external regulators controlled by the INH pin remain switched on.

Standby mode is entered automatically upon Power–on event ( $V_B > V_{uvr\_VB}$ ). It can be requested during normal operation by setting STBN and EN pins to Low. Standby mode is also entered if wake–up event is detected in Sleep mode or if  $V_{CC}$  and  $V_{IO}$  recovers after undervoltage condition has been detected.

#### **Normal Mode**

In the Normal mode, the transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimized to give low EME.

The bus lines (CANH and CANL) are internally biased to  $V_{\rm CC}/2$ .

Pin INH is active (pulled high) so that the external regulators controlled by INH pin are switched on.

Normal mode can be requested by setting STBN and EN pin to High.

#### **Silent Mode**

In Silent mode, the CAN transmitter is disabled.

The CAN controller can still receive data from the bus via RxD Pin as the receiver part remains active. Equally to Normal mode, the bus lines (CANH and CANL) are internally biased to  $V_{CC}/2$ . Pin INH is also active (pulled high).

Silent mode can be requested by setting STBN to High and EN pin to Low.

#### Go-to-Sleep Mode

Go-to-sleep mode is an intermediate state used to put the transceiver into Sleep mode in a controlled way.

Go-to-sleep mode is entered when EN is set to High and STBN pin is set to Low. If the logical state of pins EN and STBN is kept unchanged for a minimum period of  $t_{h(go-to-sleep)}$  and neither a wake-up nor a power-up event occur during this time, the transceiver enters Sleep mode.

While in Go-to-sleep mode, the transceiver behaves identically to Standby mode.

#### Sleep Mode

Sleep mode is a low–power mode in which the consumption is further reduced compared to Standby mode. Sleep mode can be entered via Go–to–sleep mode or is forced in case an undervoltage on either  $V_{CC}$  and/or  $V_{IO}$  occurs for longer than the undervoltage detection time.

The transceiver behaves identically to Standby mode, but the INH Pin is deactivated (left floating) and the external regulators controlled by INH pin are switched off. In this way, the  $V_B$  consumption is reduced to a minimum.

The device will leave sleep mode either after a wake-up event (in case of a CAN bus wake-up or wake-up via WAKE pin) or by changing STBN pin from Low to High (as long as an undervoltage on  $V_{\rm IO}$  is not detected).

In case the Sleep mode was forced due to undervoltage detection, the device enters Standby mode and the operation mode control by STBN and EN pin is re–enabled as soon as both  $V_{CC}$  and  $V_{IO}$  supplies are recovered.

In case the Sleep mode was requested by the host, any potential  $V_{CC}$  and/or  $V_{IO}$  undervoltage detection and subsequent undervoltage recovery does not lead to any mode change and the device stays in Sleep mode until

the mode change via STBN is requested by the host or a valid wake-up is detected.

## **Operating Modes Transition**




Figure 9. Correct Sleep Mode Entry Sequence





Figure 10. Sleep Mode Entry Sequence Interrupted



V<sub>CC</sub> OK: V<sub>IO</sub> OK:  $V_{CC} > V_{uv\_VCC} \quad for \; t > t_{uvr\_VCC} \; \; ; \label{eq:Vcc}$  $V_{IO} > V_{uv\_VIO} \quad \text{ for } t > t_{uvr\_VIO}$ 

Figure 11. Operation Modes

#### WAKE-UP

A Wake-up flag is set if Local wake-up via WAKE pin (positive or negative edge) is detected or Remote wake-up via bus (wake-up pattern) is detected. If the Wake-up flag is set in Sleep mode, the device changes to Standby mode. Undervoltage detection flags are cleared and the corresponding timers are restarted upon detection of valid wake-up event.

The Wake-up flag is cleared when entering Normal mode or when  $V_{\rm CC}$  or  $V_{\rm IO}$  undervoltage is detected.

Wake-up flag is signaled on ERRN and RxD pin in Standby, Go-to-sleep and Sleep mode provided the  $V_{\rm IO}$  supply voltage is available.

#### Local Wake-up (WAKE pin)

The high-voltage input WAKE is monitored in Low-power Standby mode, Go-to-Sleep and Sleep mode. If a negative or positive edge is recognized on WAKE pin, a local wake-up is detected and a Wake-up flag is set. In order to avoid false wake-ups, the negative or positive edge must be followed by stable Low or High level, respectively, longer than  $t_{wake\_filt}$  for the wake-up to be valid. The WAKE pin can be used, for example, for switch or contact monitoring.

Internal pull-up and pull-down current sources are connected to WAKE pin in order to minimize the risk of parasitic toggling. The current source polarity is automatically selected based on the WAKE input signal polarity – when the voltage on WAKE stays stable High (Low) for longer than t<sub>wake\_filt</sub>, the internal current source is switched to pull-up (pull-down).

Negative edge detection is depicted in Figure 12. Positive edge detection is depicted in Figure 13.

Besides, in order to be able to distinguish between local and remote wake—up events, a Wake—up source indication flag is set if local wake—up is detected. Wake—up source indication flag is reset upon Normal mode leaving. Wake—up source indication flag is signaled on ERRN pin in Normal mode, before first four consecutive dominant symbols are sent.




Figure 12. Local Wake-up Behavior (Negative Edge)




Figure 13. Local Wake-up Behavior (Positive Edge)

#### Remote Wake-up (Wake-up pattern)

When a valid wake-up pattern (phase in order dominant – recessive – dominant) is detected during the Standby, Go-to-Sleep or Sleep mode a Wake-up flag is set. Minimum length of each phase is  $t_{wup\_filt}$  – see Figure 14.

Pattern must be received within t<sub>wup\_to</sub> to be recognized as valid wake-up otherwise internal logic is reset.




Figure 14. Remote Wake-up Behavior (Wake-up Pattern)

# FAILURE DETECTION Local Failures

A Local failure flag is set if any of the flowing flags are

- TxD Dominant Timeout
- Bus Dominant Timeout
- Short-TxD to RxD
- Overtemperature Detection

The local failure flag is signaled on ERRN pin in Silent mode entered from Normal mode. The flag is cleared if all of the mentioned flags are cleared.

#### TxD Dominant Timeout

A TxD dominant timeout timer circuit prevents the bus lines being driven to a permanent dominant state if pin TxD is forced permanently low. The timer is triggered by a negative edge on pin TxD in Normal mode. If the duration of the Low level on pin TxD exceeds the internal timer value  $t_{dom(TxD)}$ , the TxD dominant timeout flag is set. The transmitter is disabled, driving the bus into a recessive state, as long as the TxD dominant flag is set.

The timer and the flag is reset when TxD is High and either Normal mode is entered or bus dominant is received in Normal mode. The transmitter is reactivated latest  $t_{en(TxD)}$  after TxD dominant flag has been cleared.

The minimum value of TxD dominant timeout time  $t_{dom(TxD)}$  limits the minimum bit rate to 17 kbps.

#### **Bus Dominant Timeout**

Bus dominant timeout timer is started when CAN bus changes from recessive to dominant state. If the dominant state on the bus is kept for longer time than  $t_{\rm dom(BUS)}$ , the RxD pin is released to High level and a Bus dominant timeout flag is set. No other action is taken upon Bus dominant timeout condition detection. The timer and the flag is reset when CAN bus changes back from dominant to recessive state in Normal or Silent mode, or when low–power mode is entered. The receiver is reactivated latest  $t_{\rm en(RxD)}$  after Bus dominant flag has been cleared.

This feature prevents potential bus dominant clamping condition from blocking the communication controller transmit task.

#### Short - TxD to RxD

If a short between TxD and RxD signal lines is detected during data transmission. Short TxD to RxD flag is set and the transmitter is disabled.

The transmitter can be re-enabled when either Normal mode is entered or bus dominant symbol is received on the bus, driving RxD Low, while TxD is High.

## Overtemperature Detection

An overtemperature flag is set if the junction temperature exceeds a shutdown temperature  $T_{\rm JSD}$ . The thermal protection circuit protects the IC from damage by switching off the transmitter if the overtemperature is detected. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is expected to be reduced once the transmitter is disabled. All other IC functions continue to operate.

The overtemperature flag is reset when the junction temperature decreases below the thermal shutdown threshold and either Normal mode is entered or bus dominant symbol is received on the bus while TxD is High.

The transmitter can be re-enabled when the flag is cleared

The thermal protection circuit is particularly needed in case of a bus line short circuit.

## **CAN Bus Failure Flag**

The transmitter of the NCV7343 device allows for bus failure detection. During dominant bit transmission in Normal mode, a short of the CANH or CANL line to supply or ground ( $V_B$ ,  $V_{CC}$  or GND) is internally detected. If the short circuit condition lasts for four consecutive TxD dominant symbol requests, an internal bus failure flag is set. Minimum dominant symbol length for correct bus failure detection is 4  $\mu s$ . The flag is visible on ERRN pin in Normal mode. The transmission and reception circuitry continues to function.

The bus failure flag is reset when Normal mode is entered or if four consecutive TxD dominant symbols are sent while no bus short circuit condition is present.

#### INTERNAL FLAGS AND THEIR SIGNALING

The transceiver keeps several internal flags reflecting conditions and events encountered during its operation. Some flags influence the transceiver operation mode. Beside the undervoltage flags all others can be read by the host microcontroller on pin ERRN. Pin ERRN signals internal flags depending on the operation mode of the transceiver. An overview of the flags and their visibility on pin ERRN is given in following table. Because the ERRN pin uses negative logic, it will be pulled low if the corresponding signaled flag is set and will be pulled high if the signaled flag is reset.

## INTERNAL FLAGS AND THEIR VISIBILITY

| Internal Flag                                   | Set Conditions   | Reset Conditions   | Visibility on ERRN Pin  |
|---|--|--|---|
| V <sub>CC</sub> or V <sub>IO</sub> Undervoltage | $V_{CC} < V_{uv\_VCC}$ for $t > t_{uvd\_VCC}$ or $V_{IO} < V_{uv\_VIO}$ for $t > t_{uvd\_VIO}$                               | $ \begin{array}{l} (V_{CC} > V_{uv\_VCC} \text{ for } t > t_{uvr\_VCC} \\ \text{and } V_{IO} > \overline{V}_{uv\_VIO} \text{ for } t > t_{uvr\_VIO}) \\ \text{or power-on flag is set} \\ \text{or wake flag is set} \\ \text{or STBN is changed to High} \\ \end{array} $ | No  |
| V <sub>B</sub> Undervoltage                     | $V_B < V_{uvd\_VB}$  | $V_B > V_{uvr\_VB}$  | No  |
| Power-on  | $V_B > V_{uvr\_VB}$  | Normal mode is entered   | In Silent mode entered from other than Normal mode                      |
| Wake-up   | Local or remote wake-up is detected  | Normal mode is entered or V <sub>CC</sub> and/or V <sub>IO</sub> flag is set   | In Standby, Go-to-sleep or<br>Sleep mode (if V <sub>IO</sub> is active) |
| Wake-up Source indication                       | Local wake-up is detected  | Normal mode is left  | In Normal mode before first four consecutive dominant symbols are sent  |
| TxD Dominant Timeout                            | TxD is Low for longer than t <sub>dom(TxD)</sub> while in Normal operation mode  | TxD is High and either Normal mode is entered or bus dominant is received (RxD Low) in Normal mode   | See Local Failure flag  |
| Bus Dominant Timeout                            | Bus is dominant for longer than t <sub>dom(BUS)</sub>  | Bus is recessive in Normal or Silent mode, or Low-power mode is entered  |   |
| TxD Shorted to RxD                              | TxD is shorted to RxD during data transmission   | TxD is High and either Normal mode is entered or bus dominant is received (RxD Low)  |   |
| Overtemperature                                 | Junction temperature $T_J > T_{JSD}$   | Junction temperature T <sub>J</sub> < T <sub>JSD</sub> and either Normal mode is entered or bus dominant is received while TxD is High   |   |
| Local Failure                                   | Any of the following flags is set  TxD dominant timeout  Bus dominant timeout  TxD shorted to RxD  Overtemperature detection | All of the following flags are reset     TxD dominant timeout     Bus dominant timeout     TxD shorted to RxD     Overtemperature detection  | In Silent mode entered from<br>Normal mode                              |
| Bus Failure                                     | Bus failure detected during four consecutive TxD dominant symbol requests  | Normal mode is entered or four consecutive TxD dominant symbols sent while no bus failure condition present  | In Normal mode after first four consecutive dominant symbols are sent   |




Figure 15. ERRN and RxD Pin Signaling

#### **FAIL SAFE**

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

Undervoltage on supply pins prevents the chip from sending data on the bus when there is not enough  $V_{CC}$  supply voltage to build required bus differential voltage, or when  $V_{IO}$  supply voltage is low and thus the digital input or output signals might be interpreted falsely. After supply is recovered TxD pin must be first released to High to allow sending dominant bits again.

The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637; see Figure 19). Pin TxD is pulled high and pins STBN and EN are pulled low internally should the input become disconnected. Digital pins, TxD, STBN and EN will be floating, preventing reverse supply should the  $V_{\rm IO}$  supply be removed. RxD and ERRN have forward diode to  $V_{\rm IO}$  supply.

#### **MEASUREMENT SETUPS AND DEFINITIONS**




Figure 16. Transceiver Timing Diagram – Propagation Delays




Figure 17. Transceiver Timing Diagram - Loop Delay and Recessive Bit Time





Figure 18. Test Circuit for Timing Characteristics



**Figure 19. Test Circuit for Automotive Transients** 

## ISO 11898-2:2016 PARAMETER CROSS-REFERENCE TABLE

| ISO 11898–2:2016 Specification                                  | NCV7343 Datasheet                        |  |
|---|--|--|
| Parameter   | Notation                                 | Symbol                                   |
| DOMINANT OUTPUT CHARACTERISTICS                                 |  |  |
| Single Ended Voltage on CAN_H                                   | V <sub>CAN_H</sub>                       | V <sub>o(dom)(CANH)</sub>                |
| Single Ended Voltage on CAN_L                                   | $V_{CAN\_L}$                             | V <sub>o(dom)(CANL)</sub>                |
| Differential Voltage on Normal Bus Load                         | $V_{Diff}$                               | $V_{o(dom)(diff)}$                       |
| Differential Voltage on Effective Resistance During Arbitration | $V_{Diff}$                               | V <sub>o(dom)(diff)_</sub> ARB           |
| Differential Voltage on Extended Bus Load Range                 | $V_{Diff}$                               | V <sub>o(dom)(diff)_E</sub>              |
| DRIVER SYMMETRY   | <u>'</u>                                 | <b>,</b>                                 |
| Driver Symmetry   | V <sub>SYM</sub>                         | V <sub>o(sym)</sub>                      |
| DRIVER OUTPUT CURRENT   | <b>-</b>                                 |  |
| Absolute Current on CAN_H                                       | I <sub>CAN_H</sub>                       | I <sub>o(SC)(CANH)</sub>                 |
| Absolute Current on CAN_L                                       | I <sub>CAN</sub> L                       | I <sub>o(SC)(CANL)</sub>                 |
| RECEIVER OUTPUT CHARACTERISTICS, BUS BIASING ACTIVE             |  | -(/(- /                                  |
| Single Ended Output Voltage on CAN_H                            | V <sub>CAN_H</sub>                       | V <sub>o(rec)</sub>                      |
| Single Ended Output Voltage on CAN_L                            | V <sub>CAN_L</sub>                       | V <sub>o(rec)</sub>                      |
| Differential Output Voltage                                     | V <sub>Diff</sub>                        | V <sub>o(rec)(diff)</sub>                |
| RECEIVER OUTPUT CHARACTERISTICS, BUS BIASING INACTIVE           |  | 1 2(.23)(4)                              |
| Single Ended Output Voltage on CAN_H                            | V <sub>CAN_H</sub>                       | $V_{o(off)}$                             |
| Single Ended Output Voltage on CAN_L                            | V <sub>CAN_L</sub>                       | V <sub>o(off)</sub>                      |
| Differential Output Voltage                                     | V <sub>Diff</sub>                        | V <sub>o(off)(diff)</sub>                |
| TRANSMIT DOMINANT TIMEOUT                                       |  |  |
| Transmit Dominant Timeout                                       | t <sub>dom</sub>                         | t <sub>dom(TxD)</sub>                    |
| Transmit Dominant Timeout, Short                                | t <sub>dom</sub>                         | NA                                       |
| STATIC RECEIVER INPUT CHARACTERISTICS, BUS BIASING ACTIVE       |  |  |
| Recessive State Differential Input Voltage Range                | V <sub>Diff</sub>                        | V <sub>i(rec)(diff)_NM</sub>             |
| Dominant State Differential Input Voltage Range                 | V <sub>Diff</sub>                        | V <sub>i(dom)(diff)_NM</sub>             |
| STATIC RECEIVER INPUT CHARACTERISTICS, BUS BIASING INACTIV      |  | (** /(* /_                               |
| Recessive State Differential Input Voltage Range                | V <sub>Diff</sub>                        | V <sub>i(rec)(diff)_LP</sub>             |
| Dominant State Differential Input Voltage Range                 | V <sub>Diff</sub>                        | V <sub>i(dom)(diff)_LP</sub>             |
| RECEIVER INPUT RESISTANCE                                       |  | (*** )(*** )–                            |
| Differential Internal Resistance                                | R <sub>Diff</sub>                        | R <sub>i(diff)</sub>                     |
| Single Ended Internal Resistance                                | R <sub>CAN</sub> H<br>R <sub>CAN</sub> L | R <sub>i(cm)</sub>                       |
| RECEIVER INPUT RESISTANCE MATCHING                              |  |  |
| Matching of Internal Resistance                                 | m <sub>R</sub>                           | R <sub>i(cm)(m)</sub>                    |
| LOOP DELAY REQUIREMENT  |  |  |
| Loop Delay  | t <sub>Loop</sub>                        | t <sub>pd_rd</sub><br>t <sub>pd_dr</sub> |
| DATA SIGNAL TIMING REQUIREMENTS FOR USE WITH BIT RATES A        | BOVE 1 Mbit/s AND UP TO 2 Mb             | it/s                                     |
| Transmitted Recessive Bit Width @ 2 Mbit/s                      | t <sub>Bit(Bus)</sub>                    | t <sub>bit(Vi(diff))</sub>               |
| Received Recessive Bit Width @ 2 Mbit/s                         | t <sub>Bit(RXD)</sub>                    | t <sub>bit(RxD)</sub>                    |
|   | . ,                                      | · '                                      |

## ISO 11898-2:2016 PARAMETER CROSS-REFERENCE TABLE (continued)

| Parameter  | Notation                                   | Symbol                               |  |  |
|--|--|--------------------------------------|--|--|
| DATA SIGNAL TIMING REQUIREMENTS FOR USE WITH BIT RATES ABOVE 2 Mbit/s AND UP TO 5 Mbit/s |  |                                      |  |  |
| Transmitted Recessive Bit Width @ 5 Mbit/s   | t <sub>Bit(Bus)</sub>                      | t <sub>bit(Vi(diff))</sub>           |  |  |
| Received Recessive Bit Width @ 5 Mbit/s  | t <sub>Bit(RXD)</sub>                      | t <sub>bit(RxD)</sub>                |  |  |
| Receiver Timing Symmetry @ 5 Mbit/s  | $\Delta t_{Rec}$                           | $\Delta t_{rec}$                     |  |  |
| MAXIMUM RATINGS OF V <sub>CAN_H</sub> , V <sub>CAN_L</sub> AND V <sub>Diff</sub>         |  |                                      |  |  |
| Maximum Rating V <sub>Diff</sub>   | $V_{Diff}$                                 | V <sub>Diff</sub>                    |  |  |
| General Maximum Rating V <sub>CAN_H</sub> and V <sub>CAN_L</sub>                         | V <sub>CAN_</sub> H<br>V <sub>CAN_</sub> L | V <sub>CAN</sub><br>V <sub>CAN</sub> |  |  |
| Optional: Extended Maximum Rating V <sub>CAN_H</sub> and V <sub>CAN_L</sub>              | V <sub>CAN_</sub> H<br>V <sub>CAN_</sub> L | NA                                   |  |  |
| MAXIMUM LEAKAGE CURRENTS ON CAN_H and CAN_L, UNPOWERED                                   |  | •                                    |  |  |
| Leakage Current on CAN_H, CAN_L  | I <sub>CAN_H</sub><br>I <sub>CAN_L</sub>   | I <sub>LEAK(off)</sub>               |  |  |
| BUS BIASING CONTROL TIMINGS  |  | •                                    |  |  |
| CAN Activity Filter Time, Long   | t <sub>Filter</sub>                        | NA                                   |  |  |
| CAN Activity Filter Time, Short  | t <sub>Filter</sub>                        | t <sub>wup_filt</sub>                |  |  |
| Wake-up Timeout, Short   | t <sub>Wake</sub>                          | NA                                   |  |  |
| Wake-up Timeout, Long  | t <sub>Wake</sub>                          | t <sub>wup_to</sub>                  |  |  |
| Timeout for Bus Inactivity (Required for Selective Wake-up Implementation Only)          | t <sub>Silence</sub>                       | NA                                   |  |  |
| Bus Bias Reaction Time (Required for Selective Wake-up Implementation Only)              | t <sub>Bias</sub>                          | NA                                   |  |  |


## **Table 1. ORDERING INFORMATION**

| Part Number   | Description   | Package                               | Shipping <sup>†</sup> |
|---------------|---|---------------------------------------|-----------------------|
| NCV7343D20R2G | CAN FD Transceiver, High Speed, Low<br>Power, with WAKE, INH and V <sub>IO</sub> Pin                  | SOIC-14<br>(Pb-free)                  | 3000 / Tape & Reel    |
| NCV7343MW0R2G | CAN FD Transceiver, High Speed, Low<br>Power, with WAKE, INH and V <sub>IO</sub> Pin                  | DFNW14<br>Wettable Flank<br>(Pb-free) | 5000 / Tape & Reel    |
| NCV7343D21R2G | CAN FD Transceiver, High Speed, Low<br>Power, with WAKE, INH and V <sub>IO</sub> Pin,<br>EMC Improved | SOIC-14<br>(Pb-free)                  | 3000 / Tape & Reel    |
| NCV7343MW1R2G | CAN FD Transceiver, High Speed, Low<br>Power, with WAKE, INH and V <sub>IO</sub> Pin,<br>EMC Improved | DFNW14<br>Wettable Flank<br>(Pb-free) | 5000 / Tape & Reel    |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PACKAGE DIMENSIONS**

#### SOIC-14 NB CASE 751A-03 ISSUE L



0.10



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.


  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

  5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

|     | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
| DIM | MIN         | MAX  | MIN       | MAX   |
| Α   | 1.35        | 1.75 | 0.054     | 0.068 |
| A1  | 0.10        | 0.25 | 0.004     | 0.010 |
| A3  | 0.19        | 0.25 | 0.008     | 0.010 |
| b   | 0.35        | 0.49 | 0.014     | 0.019 |
| D   | 8.55        | 8.75 | 0.337     | 0.344 |
| Е   | 3.80        | 4.00 | 0.150     | 0.157 |
| е   | 1.27 BSC    |      | 0.050 BSC |       |
| Н   | 5.80        | 6.20 | 0.228     | 0.244 |
| h   | 0.25        | 0.50 | 0.010     | 0.019 |
| L   | 0.40        | 1.25 | 0.016     | 0.049 |
| М   | 0 °         | 7°   | 0 °       | 7°    |

## **SOLDERING FOOTPRINT\***

SEATING PLANE




DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

# DFNW14 4.5x3, 0.65P

CASE 507AC ISSUE D



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

For additional information, please contact your local Sales Representative