



General Description

The MAX12558 is a dual, 3.3V, 14-bit analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs, driving internal quantizers. The MAX12558 is optimized for low power, small size, and high dynamic performance in intermediate frequency (IF) and baseband sampling applications. This dual ADC operates from a single 3.3V supply, consuming only 756mW while delivering a typical 71.7dB signal-tonoise ratio (SNR) performance at a 175MHz input frequency. The T/H input stages accept single-ended or differential inputs up to 400MHz. In addition to low operating power, the MAX12558 features a 330µW powerdown mode to conserve power during idle periods.

A flexible reference structure allows the MAX12558 to use the internal 2.048V bandgap reference or accept an externally applied reference and allows the reference to be shared between the two ADCs. The reference structure allows the full-scale analog input range to be adjusted from ±0.35V to ±1.15V. The MAX12558 provides a common-mode reference to simplify design and reduce external component count in differential analog input circuits.

The MAX12558 supports either a single-ended or differential input clock. User-selectable divide-by-two (DIV2) and divide-by-four (DIV4) modes allow for design flexibility and help to reduce the negative effects of clock jitter. Wide variations in the clock duty cycle are compensated with the ADC's internal duty-cycle equalizer (DCE).

The MAX12558 features two parallel, 14-bit-wide, CMOS-compatible outputs. The digital output format is pin-selectable to be either two's complement or Gray code. A separate power-supply input for the digital outputs accepts a 1.7V to 3.6V voltage for flexible interfacing with various logic levels. The MAX12558 is available in a 10mm x 10mm x 0.8mm, 68-pin thin QFN package with exposed paddle (EP), and is specified for the extended (-40°C to +85°C) temperature range.

For a 12-bit, pin-compatible version of this ADC, refer to the MAX12528 data sheet. See the Selector Guide for more selections.

Applications

IF and Baseband Communication Receivers Cellular, LMDS, Point-to-Point Microwave, MMDS, HFC, WLAN

I/Q Receivers

Ultrasound and Medical Imaging

Portable Instrumentation

Digital Set-Top Boxes

Low-Power Data Acquisition

Features

- ◆ Direct IF Sampling Up to 400MHz
- **♦ Excellent Dynamic Performance** 74.4dB/71.7dB SNR at $f_{IN} = 70MHz/175MHz$ 84.2dBc/79dBc SFDR at $f_{IN} = 70MHz/175MHz$
- ♦ 3.3V Low-Power Operation 789mW (Differential Clock Mode) 756mW (Single-Ended Clock Mode)
- ♦ Fully Differential or Single-Ended Analog Input
- **♦** Adjustable Differential Analog Input Voltage
- ♦ 750MHz Input Bandwidth
- ♦ Adjustable, Internal or External, Shared Reference
- ♦ Differential or Single-Ended Clock
- ♦ Accepts 25% to 75% Clock Duty Cycle
- ♦ User-Selectable DIV2 and DIV4 Clock Modes
- **♦ Power-Down Mode**
- ♦ CMOS Outputs in Two's Complement or Gray Code
- ♦ Out-of-Range and Data-Valid Indicators
- ♦ Small, 68-Pin Thin QFN Package (10mm x 10mm x 0.8mm)
- ♦ 12-Bit, Pin-Compatible Version Available (MAX12528)
- **♦ Evaluation Kit Available (Order MAX12558EVKIT)**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX12558ETK	-40°C to +85°C	68 Thin QFN-EP*	T6800-2
MAX12558ETK+	-40°C to +85°C	68 Thin QFN-EP*	T6800-2

^{*}EP = Exposed paddle.

Selector Guide

PART	SAMPLING RATE (Msps)	RESOLUTION (Bits)
MAX12559**	95	14
MAX12558	80	14
MAX12557	65	14
MAX12529**	95	12
MAX12528	80	12
MAX12527	65	12

^{**}Future product—contact factory for availability.

Pin Configuration appears at end of data sheet.

⁺Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

$\rm V_{DD}$ to GND	DIFFCLK/SECLK, G/T, PD, SHREF, DIV2, DIV4 to GND0.3V to the lower of (V _{DD} + 0.3V) and +3.6V D0A–D13A, D0B–D13B, DAV, DORA, DORB to GND0.3V to (OV _{DD} + 0.3V) Continuous Power Dissipation (T _A = +70°C) 68-Pin Thin QFN, 10mm x 10mm x 0.8mm (derate 70mW/°C above +70°C)
to GND0.3V to the lower of (V _{DD} + 0.3V) and +3.6V REFAP, REFAN, COMA to GND0.3V to the lower of (V _{DD} + 0.3V) and +3.6V REFBP, REFBN, COMB to GND0.3V to the lower of (V _{DD} + 0.3V) and +3.6V	Operating Temperature Range40°C to +85°C Junction Temperature+150°C Storage Temperature Range65°C to +150°C Lead Temperature (soldering 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=3.3V,\ OV_{DD}=2.0V,\ GND=0,\ REFIN=REFOUT\ (internal\ reference),\ C_{L}\approx10pF\ at\ digital\ outputs,\ V_{IN}=-1dBFS\ (differential),\ DIFFCLK/\overline{SECLK}=OV_{DD},\ PD=GND,\ SHREF=GND,\ DIV2=GND,\ DIV4=GND,\ G/\overline{T}=GND,\ f_{CLK}=80MHz\ (50\%\ duty\ cycle),\ T_{A}=10pF$ -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ACCURACY	•						
Resolution			14			Bits	
Integral Nonlinearity	INL	$f_{IN} = 3MHz$		±1.4		LSB	
Differential Nonlinearity	DNL	f _{IN} = 3MHz, no missing codes over temperature (Note 2)	-1.0	±0.6	+1.2	LSB	
Offset Error				±0.1	±0.7	%FSR	
Gain Error		External reference, V _{REFIN} = 2.048V		±0.1	±4.6	%FSR	
ANALOG INPUT (INAP, INAN, IN	BP, INBN)						
Differential Input Voltage Range	VDIFF	Differential or single-ended inputs		±1.024		V	
Common-Mode Input Voltage				V _{DD} / 2		V	
Analog Input Resistance	RIN	Each input, Figure 3		2.8		kΩ	
	Cpar	Fixed capacitance to ground, each input, Figure 3	2			, F	
Analog Input Capacitance	CSAMPLE	Switched capacitance, each input, Figure 3		4.5		- pF	
CONVERSION RATE	•						
Maximum Clock Frequency	fCLK		80			MHz	
Minimum Clock Frequency					5	MHz	
Data Latency		Figure 5		8		Clock Cycles	
DYNAMIC CHARACTERISTICS	•		•				
Small-Signal Noise Floor	SSNF	Input at -35dBFS	75.4	76.8		dBFS	
		f _{IN} = 3MHz	72.7	75.2			
Signal to Naigo Datio	SNR	$f_{IN} = 40MHz$		74.7		dB	
Signal-to-Noise Ratio	SINU	$f_{IN} = 70MHz$		74.4		UD UD	
		$f_{IN} = 175MHz$	69.9	71.7			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 10pF$ at digital outputs, $V_{IN} = -1dBFS$ (differential), DIFFCLK/SECLK = OV_{DD} , PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, $f_{CLK} = 80MHz$ (50% duty cycle), $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		$f_{IN} = 3MHz$	71.1	74.8			
Cignal to Naisa Plua Distortion	SINAD	$f_{IN} = 40MHz$		73.5		dB	
Signal-to-Noise Plus Distortion	SINAD	$f_{IN} = 70MHz$		73.7] ub	
		$f_{IN} = 175MHz$	68.6	70.6			
		$f_{IN} = 3MHz$	73.8	86.9			
Caurious Free Dynamic Bongs	SFDR	$f_{IN} = 40MHz$		81.9		dBc	
Spurious-Free Dynamic Range	SFUR	$f_{IN} = 70MHz$		84.2		ubc	
		$f_{IN} = 175MHz$	72.8	79			
		$f_{IN} = 3MHz$		-85.3	-72.9		
Total Harmonic Distortion	THD	$f_{IN} = 40MHz$		-79.7		dDo	
Total Harmonic Distortion	טחו	$f_{IN} = 70MHz$		-81.7		dBc	
		$f_{IN} = 175MHz$		-77.1	-71.3		
	HD2	$f_{IN} = 3MHz$		-87.3		dBc	
Second Harmonic		$f_{IN} = 40MHz$		-84.8			
Second Harmonic		f _{IN} = 70MHz		-86.7			
		$f_{IN} = 175MHz$		-79.9			
		$f_{IN} = 3MHz$		-91.4		dBc	
Third Harmania	HD3	$f_{IN} = 40MHz$		-81.9			
Third Harmonic	HD3	$f_{IN} = 70MHz$		-84.3			
		$f_{IN} = 175MHz$		-81.3		1	
3rd-Order Intermodulation		f_{IN1} = 68.5MHz at -7dBFS f_{IN2} = 71.5MHz at -7dBFS		-86.5			
Distortion	IM3	f_{IN1} = 172.5MHz at -7dBFS f_{IN2} = 177.5MHz at -7dBFS		-87.1		dBc	
Full-Power Bandwidth	FPBW	Input at -0.2dBFS, -3dB rolloff		750		MHz	
Aperture Delay	t _{AD}	Figure 5		1.2		ns	
Aperture Jitter	t _{AJ}			< 0.1		psrms	
Output Noise	n _{OUT}	INAP = INAN = COMA INBP = INBN = COMB		0.91		LSB _{RMS}	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,\,OV_{DD}=2.0V,\,GND=0,\,REFIN=REFOUT$ (internal reference), $C_L\approx 10pF$ at digital outputs, $V_{IN}=-1dBFS$ (differential), DIFFCLK/SECLK = OV_{DD} , PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, $G_{IT}=GND$, $G_{IT}=GND$, $G_{ILK}=80MHz$ (50% duty cycle), $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Overdrive Recovery Time		±10% beyond full scale		1		Clock Cycle
INTERCHANNEL CHARACTERIS	TICS					
Crosstalk Rejection		f _{INA} or f _{INB} = 70MHz at -1dBFS		95		dB
Crossiaik Hejection		f _{INA} or f _{INB} = 175MHz at -1dBFS		87		UD.
Gain Matching				±0.01	±0.1	dB
Offset Matching				±0.01		%FSR
INTERNAL REFERENCE (REFOU	T)					
REFOUT Output Voltage	VREFOUT		2.000	2.048	2.080	V
REFOUT Load Regulation		-1mA < IREFOUT < +1mA		35		mV/mA
REFOUT Temperature Coefficient	TC _{REF}			±50		ppm/°C
DEFOLIT Chart Circuit Current		Short to V _{DD} —sinking		0.24		A
REFOUT Short-Circuit Current		Short to GND—sourcing		2.1		mA
BUFFERED REFERENCE MODE VREFAP/VREFAN/VCOMA and VREF		iven by REFOUT or an external 2.048V sing V _{COMB} are generated internally)	le-ended r	eference	source;	
REFIN Input Voltage	VREFIN			2.048		V
REFIN Input Resistance	RREFIN			> 50		МΩ
COM_ Output Voltage	VCOMA VCOMB	V _{COM} _ = V _{DD} / 2	1.60	1.65	1.70	V
REF_P Output Voltage	VREFAP VREFBP	V _{REF_P} = V _{DD} / 2 + (V _{REFIN} × 3/8)		2.418		V
REF_N Output Voltage	VREFAN VREFBN	V _{REF_N} = V _{DD} / 2 - (V _{REFIN} x 3/8)		0.882		V
Differential Reference Voltage	VREFA VREFB	VREF_ = VREF_P - VREF_N	1.456	1.536	1.595	V
Differential Reference Temperature Coefficient	TC _{REF}			±25		ppm/°C
UNBUFFERED EXTERNAL REFE externally, V _{COMA} = V _{COMB} = V _D		FIN = GND, VREFAP/VREFAN/VCOMA and VRE	FBP/VREF	ви/Усоме	3 are app	lied
REF_P Input Voltage	V _{REFAP} V _{REFBP}	VREF_P - VCOM_		+0.768		V
REF_N Input Voltage	VREFAN VREFBN	VREF_N - VCOM_		-0.768		V
COM_ Input Voltage	V _{COM} _	V _{COM} _ = V _{DD} / 2		1.65		V
Differential Reference Voltage	V _{REFA} V _{REFB}	VREF_ = VREF_P - VREF_N = VREFIN × 3/4		1.536		V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,\ OV_{DD}=2.0V,\ GND=0,\ REFIN=REFOUT$ (internal reference), $C_L\approx 10pF$ at digital outputs, $V_{IN}=-1dBFS$ (differential), DIFFCLK/SECLK=0V_{DD}, PD=GND, SHREF=GND, DIV2=GND, DIV4=GND, G/T=GND, f_{CLK}=80MHz (50% duty cycle), $T_A=-40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
REF_P Sink Current	I _{REFAP} I _{REFBP}	V _{REF_P} = 2.418V		1.2		mA	
REF_N Source Current	I _{REFAN} I _{REFBN}	V _{REF_N} = 0.882V		0.85		mA	
COM_ Sink Current	Ісома Ісомв	V _{COM} _ = 1.65V		0.85		mA	
REF_P, REF_N Capacitance	C _{REF_P} , C _{REF_N}			13		pF	
COM_ Capacitance	C _{COM} _			6		pF	
CLOCK INPUTS (CLKP, CLKN)							
Single-Ended Input High Threshold	VIH	DIFFCLK/SECLK = GND, CLKN = GND	0.8 x V _{DD}			V	
Single-Ended Input Low Threshold	V _{IL}	DIFFCLK/SECLK = GND, CLKN = GND			0.2 x V _{DD}	V	
Minimum Differential Clock Input Voltage Swing		DIFFCLK/SECLK = OV _{DD}		0.2		V _{P-P}	
Differential Input Common-Mode Voltage		DIFFCLK/SECLK = OV _{DD}		V _{DD} /2		V	
CLKP, CLKN Input Resistance	R _{CLK}	Each input, Figure 4		5		kΩ	
CLKP, CLKN Input Capacitance	Cclk		İ	2		рF	
DIGITAL INPUTS (DIFFCLK/SEC	LK, G/T, PD,	DIV2, DIV4, SHREF)					
Input High Threshold	V _{IH}		0.8 x OV _{DD}			V	
Input Low Threshold	V _{IL}				0.2 x OV _{DD}	V	
Input Leakage Current		OV _{DD} applied to input			±5	μA	
		Input connected to ground			±5	μ, τ	
Digital Input Capacitance	C _{DIN}			5		рF	
DIGITAL OUTPUTS (D0A-D13A,	D0B-D13B, I	ORA, DORB, DAV)					
Output-Voltage Low	V _{OL}	D0A-D13A, D0B-D13B, DORA, DORB: SINK = 200µA			0.2	V	
		DAV: ISINK = 600µA			0.2		
		D0A-D13A, D0B-D13B, DORA, DORB: ISOURCE = 200μA	OV _{DD} - 0.2				
Output-Voltage High	VOH	DAV: ISOURCE = 600μA	OV _{DD} - 0.2			V	
Tri-State Leakage Current		OV _{DD} applied to input			±5 .		
(Note 3)	ILEAK	Input connected to ground			±5	μΑ	
		<u> </u>					

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,\ OV_{DD}=2.0V,\ GND=0,\ REFIN=REFOUT$ (internal reference), $C_L\approx 10pF$ at digital outputs, $V_{IN}=-1dBFS$ (differential), DIFFCLK/SECLK=0V_{DD}, PD=GND, SHREF=GND, DIV2=GND, DIV4=GND, G/T=GND, fCLK=80MHz (50% duty cycle), $T_A=-40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
D0A-D13A, DORA, D0B-D13B, and DORB Tri-State Output Capacitance (Note 3)	Cout			3		pF	
DAV Tri-State Output Capacitance (Note 3)	C _{DAV}			6		pF	
POWER REQUIREMENTS							
Analog Supply Voltage	V_{DD}		3.15	3.30	3.60	V	
Digital Output Supply Voltage	OV _{DD}		1.70	2.0	V_{DD}	V	
		Normal operating mode $f_{IN} = 175 MHz$ single-ended clock $(DIFFCLK/\overline{SECLK} = GND)$		229			
Analog Supply Current	l _{VDD}	Normal operating mode f _{IN} = 175MHz differential clock (DIFFCLK/SECLK = OV _{DD})		239	273	mA	
		Power-down mode (PD = OV _{DD}) clock idle		0.1			
		Normal operating mode $f_{IN} = 175 MHz$ single-ended clock $(DIFFCLK/\overline{SECLK} = GND)$		756			
Analog Power Dissipation	Pvdd	Normal operating mode f _{IN} = 175MHz differential clock (DIFFCLK/SECLK = OV _{DD})		789	900	mW	
		Power-down mode (PD = OV _{DD}) clock idle		0.33			
Digital Output Supply Current	loves	Normal operating mode $f_{IN} = 175 MHz$, $C_L \approx 10 pF$		22.6			
Digital Output Supply Current	lovdd	Power-down mode (PD = OV _{DD}) clock idle		0.004		mA	

MIXI/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 10pF$ at digital outputs, $V_{IN} = -1dBFS$ (differential), DIFFCLK/SECLK = OV_{DD} , PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, $G/\overline{I} = GND$, $f_{CLK} = 80MHz$ (50% duty cycle), $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
TIMING CHARACTERISTICS (Fig	IMING CHARACTERISTICS (Figure 5)						
Clock Pulse-Width High	tcH			6.2		ns	
Clock Pulse-Width Low	t _{CL}			6.2		ns	
Data-Valid Delay	t _{DAV}	(Note 4)		5.8		ns	
Data Setup Time Before Rising Edge of DAV	tsetup	(Notes 4, 5), OV _{DD} = 1.8V	5.5			ns	
Data Hold Time After Rising Edge of DAV	tHOLD	(Notes 4, 5), OV _{DD} = 1.8V	5.5			ns	
Wake-Up Time from Power-Down	twake	V _{REFIN} = 2.048V		10		ms	

Note 1: Specifications ≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization.

Note 2: Guaranteed by design and characterization. Device tested for performance during production test.


Note 3: During power-down, D0A–D13A, D0B–D13B, DORA, DORB, and DAV are high impedance.


Note 4: Data outputs settle to VIH or VIL.


Note 5: Guaranteed by design and characterization.

Typical Operating Characteristics

 $(V_{DD}=3.3V,\ OV_{DD}=2.0V,\ GND=0,\ REFIN=REFOUT\ (internal\ reference),\ C_L\approx5pF$ at digital outputs, $V_{IN}=-1dBFS$ (differential), DIFFCLK/SECLK = OV_{DD} , PD = GND, G/T = GND, $f_{CLK}=80MHz$ (50% duty cycle), $T_A=+25^{\circ}C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 5pF at digital outputs, V_{IN} = -1dBFS (differential), DIFFCLK/SECLK = OV_{DD}, PD = GND, G/T = GND, f_{CLK} = 80MHz (50% duty cycle), T_A = +25°C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 5pF at digital outputs, V_{IN} = -1dBFS (differential), DIFFCLK/SECLK = OV_{DD}, PD = GND, G/T = GND, f_{CLK} = 80MHz (50% duty cycle), T_A = +25°C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 5pF at digital outputs, V_{IN} = -1dBFS (differential), DIFFCLK/SECLK = OV_{DD}, PD = GND, G/T = GND, f_{CLK} = 80MHz (50% duty cycle), T_A = +25°C, unless otherwise noted.)$




CLOCK DUTY CYCLE (%)


CLOCK DUTY CYCLE (%)


 $OV_{DD}(V)$


Typical Operating Characteristics (continued)

 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, GND = 0, REFIN = REFOUT (internal reference), C_L \approx 5pF at digital outputs, V_{IN} = -1dBFS (differential), DIFFCLK/SECLK = OV_{DD}, PD = GND, G/T = GND, f_{CLK} = 80MHz (50% duty cycle), T_A = +25°C, unless otherwise noted.)$









_Pin Description

PIN	NAME	FUNCTION
1, 4, 5, 9, 13, 14, 17	GND	Converter Ground. Connect all ground pins and the exposed paddle (EP) together.
2	INAP	Channel A Positive Analog Input
3	INAN	Channel A Negative Analog Input
6	COMA	Channel A Common-Mode Voltage I/O. Bypass COMA to GND with a 0.1µF capacitor.
7	REFAP	Channel A Positive Reference I/O. Channel A conversion range is ±2/3 x (V _{REFAP} - V _{REFAN}). Bypass REFAP with a 0.1µF capacitor to GND. Connect a 4.7µF and a 0.1µF bypass capacitor between REFAP and REFAN. Place the 0.1µF REFAP-to-REFAN capacitor as close to the device as possible on the same side of the PC board.
8	REFAN	Channel A Negative Reference I/O. Channel A conversion range is ±2/3 x (V _{REFAP} - V _{REFAN}). Bypass REFAN with a 0.1µF capacitor to GND. Connect a 4.7µF and a 0.1µF bypass capacitor between REFAP and REFAN. Place the 0.1µF REFAP-to-REFAN capacitor as close to the device as possible on the same side of the PC board.
10	REFBN	Channel B Negative Reference I/O. Channel B conversion range is ±2/3 x (V _{REFBP} - V _{REFBN}). Bypass REFBN with a 0.1µF capacitor to GND. Connect a 4.7µF and a 0.1µF bypass capacitor between REFBP and REFBN. Place the 0.1µF REFBP-to-REFBN capacitor as close to the device as possible on the same side of the PC board.
11	REFBP	Channel B Positive Reference I/O. Channel B conversion range is ±2/3 x (V _{REFBP} - V _{REFBN}). Bypass REFBP with a 0.1µF capacitor to GND. Connect a 4.7µF and a 0.1µF bypass capacitor between REFBP and REFBN. Place the 0.1µF REFBP-to-REFBN capacitor as close to the device as possible on the same side of the PC board.
12	COMB	Channel B Common-Mode Voltage I/O. Bypass COMB to GND with a 0.1µF capacitor.
15	INBN	Channel B Negative Analog Input
16	INBP	Channel B Positive Analog Input
18	DIFFCLK/ SECLK	Differential/Single-Ended Input Clock Drive. This input selects between single-ended or differential clock input drives. DIFFCLK/SECLK = GND: Selects single-ended clock input drive. DIFFCLK/SECLK = OVDD: Selects differential clock input drive.
19	CLKN	Negative Clock Input. In differential clock input mode (DIFFCLK/SECLK = OVDD), connect a differential clock signal between CLKP and CLKN. In single-ended clock mode (DIFFCLK/SECLK = GND), apply the clock signal to CLKP and connect CLKN to GND.
20	CLKP	Positive Clock Input. In differential clock input mode (DIFFCLK/SECLK = OV _{DD}), connect a differential clock signal between CLKP and CLKN. In single-ended clock mode (DIFFCLK/SECLK = GND), apply the single-ended clock signal to CLKP and connect CLKN to GND.
21	DIV2	Divide-by-Two Clock-Divider Digital Control Input. See Table 2 for details.
22	DIV4	Divide-by-Four Clock-Divider Digital Control Input. See Table 2 for details.
23–26, 61, 62, 63	V_{DD}	Analog Power Input. Connect V_{DD} to a 3.15V to 3.60V power supply. Bypass V_{DD} to GND with a parallel capacitor combination of \geq 10 μ F and 0.1 μ F. Connect all V_{DD} pins to the same potential.
27, 43, 60	OV _{DD}	Output-Driver Power Input. Connect OV_{DD} to a 1.7V to V_{DD} power supply. Bypass OV_{DD} to GND with a parallel capacitor combination of \geq 10 μ F and 0.1 μ F.

Pin Description (continued)

		Pin Description (continued
PIN	NAME	FUNCTION
28	D0B	Channel B CMOS Digital Output, Bit 0 (LSB)
29	D1B	Channel B CMOS Digital Output, Bit 1
30	D2B	Channel B CMOS Digital Output, Bit 2
31	D3B	Channel B CMOS Digital Output, Bit 3
32	D4B	Channel B CMOS Digital Output, Bit 4
33	D5B	Channel B CMOS Digital Output, Bit 5
34	D6B	Channel B CMOS Digital Output, Bit 6
35	D7B	Channel B CMOS Digital Output, Bit 7
36	D8B	Channel B CMOS Digital Output, Bit 8
37	D9B	Channel B CMOS Digital Output, Bit 9
38	D10B	Channel B CMOS Digital Output, Bit 10
39	D11B	Channel B CMOS Digital Output, Bit 11
40	D12B	Channel B CMOS Digital Output, Bit 12
41	D13B	Channel B CMOS Digital Output, Bit 13 (MSB)
42	DORB	Channel B Data Out-of-Range Indicator. The DORB digital output indicates when the channel B analog input voltage is out of range. DORB = 1: Digital outputs exceed full-scale range. DORB = 0: Digital outputs are within full-scale range.
44	DAV	Data-Valid Digital Output. The rising edge of DAV indicates that data is present on the digital outputs. The MAX12558 evaluation kit utilizes DAV to latch data into any external back-end digital logic.
45	D0A	Channel A CMOS Digital Output, Bit 0 (LSB)
46	D1A	Channel A CMOS Digital Output, Bit 1
47	D2A	Channel A CMOS Digital Output, Bit 2
48	D3A	Channel A CMOS Digital Output, Bit 3
49	D4A	Channel A CMOS Digital Output, Bit 4
50	D5A	Channel A CMOS Digital Output, Bit 5
51	D6A	Channel A CMOS Digital Output, Bit 6
52	D7A	Channel A CMOS Digital Output, Bit 7
53	D8A	Channel A CMOS Digital Output, Bit 8
54	D9A	Channel A CMOS Digital Output, Bit 9
55	D10A	Channel A CMOS Digital Output, Bit 10
56	D11A	Channel A CMOS Digital Output, Bit 11
57	D12A	Channel A CMOS Digital Output, Bit 12
58	D13A	Channel A CMOS Digital Output, Bit 13 (MSB)
59	DORA	Channel A Data Out-of-Range Indicator. The DORA digital output indicates when the channel A analog input voltage is out of range. DORA = 1: Digital outputs exceed full-scale range. DORA = 0: Digital outputs are within full-scale range.
64	G/T	Output Format Select Digital Input. $G/\overline{T} = GND$: Two's-complement output format selected. $G/\overline{T} = OV_{DD}$: Gray-code output format selected.

Pin Description (continued)

	T	
PIN	NAME	FUNCTION
65	PD	Power-Down Digital Input. PD = GND: ADCs are fully operational. PD = OV _{DD} : ADCs are powered down.
66	SHREF	Shared Reference Digital Input. SHREF = V _{DD} : Shared reference enabled. SHREF = GND: Shared reference disabled. When sharing the reference, externally connect REFAP and REFBP together to ensure that V _{REFAP} = V _{REFBP} . Similarly, when sharing the reference, externally connect REFAN to REFBN together to ensure that V _{REFAN} = V _{REFBN} .
67	REFOUT	Internal Reference Voltage Output. The REFOUT output voltage is 2.048V and REFOUT can deliver 1mA. For internal reference operation, connect REFOUT directly to REFIN or use a resistive divider from REFOUT to set the voltage at REFIN. Bypass REFOUT to GND with a \geq 0.1µF capacitor. For external reference operation, REFOUT is not required and must be bypassed to GND with a \geq 0.1µF capacitor.
68	REFIN	Single-Ended Reference Analog Input. For internal reference and buffered external reference operation, apply a 0.7V to 2.3V DC reference voltage to REFIN. Bypass REFIN to GND with a 4.7μF capacitor. Within its specified operating voltage, REFIN has a > 50M Ω input impedance, and the differential reference voltage (V _{REF_P} - V _{REF_N}) is generated from REFIN. For unbuffered external reference operation, connect REFIN to GND. In this mode, REF_P, REF_N, and COM_ are high-impedance inputs that accept the external reference voltages.
_	EP	Exposed Paddle. EP is internally connected to GND. Externally connect EP to GND to achieve the specified dynamic performance.




Figure 1. Pipeline Architecture—Stage Blocks

Detailed Description

The MAX12558 uses a 10-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. From input to output the total latency is 8 clock cycles.

Each pipeline converter stage converts its input voltage to a digital output code. At every stage, except the last, the error between the input voltage and the digital output code is multiplied and passed on to the next pipeline stage. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes. Figure 2 shows the MAX12558 functional diagram.




Figure 2. Functional Diagram




Figure 3. Internal T/H Circuit

Analog Inputs and Input Track-and-Hold (T/H) Amplifier

Figure 3 displays a simplified functional diagram of the input T/H circuit. This input T/H circuit allows for high analog input frequencies (high IF) of 175MHz and beyond and supports a $V_{\rm DD}$ / 2 common-mode input voltage.

The MAX12558 sampling clock controls the switchedcapacitor input T/H architecture (Figure 3) allowing the analog input signals to be stored as charge on the sampling capacitors. These switches are closed (track mode) when the sampling clock is high and open (hold mode) when the sampling clock is low (Figure 4). The analog input signal source must be able to provide the dynamic currents necessary to charge and discharge the sampling capacitors. To avoid signal degradation, these capacitors must be charged to one-half LSB accuracy within one-half of a clock cycle. The analog input of the MAX12558 supports differential or singleended input drive. For optimum performance with differential inputs, balance the input impedance of IN_P and IN_N and set the common-mode voltage to midsupply (V_{DD} / 2). The MAX12558 provides the optimum common-mode voltage of VDD / 2 through the COM output when operating in internal reference mode and buffered external reference mode. This COM output voltage can be used to bias the input network as shown in Figures 9, 10, and 11.

Table 1. Reference Modes

V _{REFIN}	REFERENCE MODE				
35% VREFOUT to 100% VREFOUT	Internal Reference Mode. REFIN is driven by REFOUT either through a direct short or a resistive divider. VCOM_ = VDD / 2 VREF_P = VDD / 2 + 3/8 x VREFIN VREF_N = VDD / 2 - 3/8 x VREFIN				
0.7V to 2.3V	Buffered External Reference Mode. An external 0.7V to 2.3V reference voltage is applied to REFIN. VCOM_ = VDD / 2 VREF_P = VDD / 2 + 3/8 x VREFIN VREF_N = VDD / 2 - 3/8 x VREFIN				
<0.5V	Unbuffered External Reference Mode. REF_P, REF_N, and COM_ are driven by external reference sources. The full-scale analog input range is ±(VREF_P - VREF_N) x 2/3.				

Reference Output

An internal bandgap reference is the basis for all the internal voltages and bias currents used in the MAX12558. The power-down logic input (PD) enables and disables the reference circuit. REFOUT has approximately 17k Ω to GND when the MAX12558 is powered down. The reference circuit requires 10ms to power up and settle to its final value when power is first applied to the MAX12558 or when PD (power-down control line) transitions from high to low.

The internal bandgap reference produces a buffered reference voltage of 2.048V $\pm 1\%$ at the REFOUT pin with a ± 50 ppm/°C temperature coefficient. Connect an external $\geq 0.1\mu F$ bypass capacitor from REFOUT to GND for stability. REFOUT sources up to 1mA and sinks up to 0.1mA for external circuits with a 35mV/mA load regulation. Short-circuit protection limits IREFOUT to a 2.1mA source current when shorted to GND and a 0.24mA sink current when shorted to VDD. Similar to REFOUT, REFIN should be bypassed with a 4.7µF capacitor to GND.

Reference Configurations

The MAX12558 full-scale analog input range is $\pm 2/3$ x VREF with a VDD / 2 ± 0.5 V common-mode input range. VREF is the voltage difference between REFAP (REFBP) and REFAN (REFBN). The MAX12558 provides three modes of reference operation. Setting the voltage at REFIN (VREFIN) selects the reference operation mode (Table 1).

Connect REFOUT to REFIN either with a direct short or through a resistive divider for internal reference mode. COM_, REF_P, and REF_N are low-impedance outputs with VCOM_ = VDD / 2, VREFP = VDD / 2 + 3/8 x VREFIN, and VREF_N = VDD / 2 - 3/8 x VREFIN. Bypass REF_P, REF_N, and COM_ each with a 0.1µF capacitor to GND. Bypass REF_P to REF_N with a 10µF capacitor. Bypass REFIN and REFOUT to GND with a 0.1µF capacitor. The REFIN input impedance is very large (> 50M Ω). When driving REFIN through a resistive divider, use resistances \geq 10k Ω to avoid loading REFOUT.

Buffered external reference mode is virtually identical to the internal reference mode except that the reference source is derived from an external reference and not the MAX12558's internal bandgap reference. In buffered external reference mode, apply a stable reference voltage source between 0.7V to 2.3V at REFIN. Pins COM_, REF_P, and REF_N are low-impedance outputs with VCOM_ = VDD / 2, VREF_P = VDD / 2 + 3/8 x VREFIN, and VREF_N = VDD / 2 - 3/8 x VREFIN. Bypass REF_P, REF_N, and COM_ each with a 0.1µF capacitor to GND. Bypass REF_P to REF_N with a 4.7µF capacitor.

Connect REFIN to GND to enter unbuffered external reference mode. Connecting REFIN to GND deactivates the on-chip reference buffers for COM_, REF_P, and REF_N. With their buffers deactivated, COM_, REF_P, and REF_N become high-impedance inputs and must be driven with separate, external reference sources. Drive VCOM_ to VDD / 2 $\pm 5\%$, and drive REF_P and REF_N so VCOM_ = (VREF_P_ + VREF_N_) / 2. The analog input range is $\pm (VREF_P_- + VREF_N) \times 2/3$. Bypass REF_P, REF_N, and COM_ each with a 0.1µF capacitor to GND. Bypass REF_P to REF_N with a 4.7µF capacitor.

For all reference modes, bypass REFOUT with a $0.1\mu F$ and REFIN with a $4.7\mu F$ capacitor to GND.

The MAX12558 also features a shared reference mode, in which the user can achieve better channel-to-channel matching. When sharing the reference (SHREF = V_{DD}), externally connect REFAP and REFBP together to ensure that $V_{REFAP} = V_{REFBP}$. Similarly, when sharing the reference, externally connect REFAN to REFBN together to ensure that $V_{REFAN} = V_{REFBN}$.

Connect SHREF to GND to disable the shared reference mode of the MAX12558. In this independent reference mode, a better channel-to-channel isolation is achieved.

For detailed circuit suggestions and how to drive the ADC in buffered/unbuffered external reference mode, see the *Applications Information* section.

Clock Duty-Cycle Equalizer

The MAX12558 has an internal clock duty-cycle equalizer, which makes the converter insensitive to the duty cycle of the signal applied to CLKP and CLKN. The converters allow clock duty-cycle variations from 25% to 75% without negatively impacting the dynamic performance.

The clock duty-cycle equalizer uses a delay-locked loop (DLL) to create internal timing signals that are duty-cycle independent. Due to this DLL, the MAX12558 requires approximately 100 clock cycles to acquire and lock to new clock frequencies.

Clock Input and Clock Control Lines

The MAX12558 accepts both differential and single-ended clock inputs with a wide 25% to 75% input clock duty cycle. For single-ended clock input operation, connect DIFFCLK/SECLK and CLKN to GND. Apply an external single-ended clock signal to CLKP. To reduce clock jitter, the external single-ended clock must have sharp falling edges. For differential clock input operation, connect DIFFCLK/SECLK to OVDD. Apply an external differential clock signal to CLKP and CLKN. Consider the clock input as an analog input and route it away from any other analog inputs and digital signal lines. CLKP and CLKN enter high impedance when the MAX12558 is powered down (Figure 4).

Low clock jitter is required for the specified SNR performance of the MAX12558. The analog inputs are sampled on the falling (rising) edge of CLKP (CLKN), requiring this edge to have the lowest possible jitter. Jitter limits the maximum SNR performance of any ADC according to the following relationship:

$$SNR = 20 \times log \left(\frac{1}{2 \times \pi \times f_{|N|} \times t_{J}} \right)$$

where f_{IN} represents the analog input frequency and t_J is the total system clock jitter. Clock jitter is especially critical for undersampling applications. For instance, assuming that clock jitter is the only noise source, to obtain the specified 71.7dB of SNR with an input frequency of 175MHz the system must have less than 0.24ps of clock jitter. However, in reality there are other noise sources such as thermal noise and quantization noise that contribute to the system noise requiring the clock jitter to be less than 0.17ps to obtain the specified 71.7dB of SNR at 175MHz.

Clock-Divider Control Inputs (DIV2, DIV4)

The MAX12558 features three different modes of sampling/clock operation (see Table 2). Pulling both control lines low, the clock-divider function is disabled and the converters sample at full clock speed. Pulling DIV4 low




Figure 4. Simplified Clock Input Circuit

and DIV2 high enables the divide-by-two feature, which sets the sampling speed to one-half the selected clock frequency. In divide-by-four mode, the converter sampling speed is set to one-fourth the clock speed of the MAX12558. Divide-by-four mode is achieved by applying a high level to DIV4 and a low level to DIV2. The option to select either one-half or one-fourth of the clock speed for sampling provides design flexibility, relaxes clock requirements, and can minimize clock jitter.

System Timing Requirements

Figure 5 shows the timing relationship between the clock, analog inputs, DAV indicator, DOR_ indicators, and the resulting output data. The analog input is sam-

Table 2. Clock-Divider Control Inputs

DIV4	DIV2	FUNCTION				
0	0	Clock Divider Disabled fSAMPLE = fCLK				
0	1	Divide-by-Two Clock Divider fSAMPLE = fCLK / 2				
1	0	Divide-by-Four Clock Divider fSAMPLE = fCLK / 4				
1	1	Not Allowed				

pled on the falling (rising) edge of CLKP (CLKN) and the resulting data appears at the digital outputs 8 clock cycles later.

The DAV indicator is synchronized with the digital output and optimized for use in latching data into digital back-end circuitry. Alternatively, digital back-end circuitry can be latched with the rising edge of the conversion clock (CLKP - CLKN).

Data-Valid Output

DAV is a single-ended version of the input clock that is compensated to correct for any input clock duty-cycle variations. The MAX12558 output data changes on the falling edge of DAV, and DAV rises once the output data is valid. The falling edge of DAV is synchronized to have a 5.4ns delay from the falling edge of the input clock. Output data at D0A/B–D13A/B and DORA/B are valid from 7ns before the rising edge of DAV to 7ns after the rising edge of DAV.

DAV enters high impedance when the MAX12558 is powered down (PD = OV_{DD}). DAV enters its high-impedance state 10ns after the rising edge of PD and becomes active again 10ns after PD transitions low.

DAV can sink and source 600µA and has three times the driving capabilities of D0A/B–D13A/B and D0RA/B. DAV




Figure 5. System Timing Diagram

is typically used to latch the MAX12558 output data into an external digital back-end circuit. Keep the capacitive load on DAV as low as possible (< 15pF) to avoid large digital currents feeding back into the analog portion of the MAX12558, thereby degrading its dynamic performance. Buffering DAV externally isolates it from heavy capacitive loads. Refer to the MAX12558 EV kit schematic for recommendations of how to drive the DAV signal through an external buffer.

Data Out-of-Range Indicator

The DORA and DORB digital outputs indicate when the analog input voltage is out of range. When DOR_ is high, the analog input is out of range. When DOR_ is low, the analog input is within range. The valid differential input range is from (VREF_P - VREF_N) x 2/3 to (VREF_N - VREF_P) x 2/3. Signals outside of this valid differential range cause DOR_ to assert high as shown in Table 1.

DOR is synchronized with DAV and transitions along with the output data D13-D0. There is an 8 clock-cycle latency in the DOR function as is with the output data (Figure 5). DOR_ is high impedance when the

MAX12558 is in power-down (PD = high). DOR_ enters a high-impedance state within 10ns after the rising edge of PD and becomes active 10ns after PD's falling edge.

Digital Output Data and Output Format Selection The MAX12558 provides two 14-bit, parallel, tri-state output buses. D0A/B–D13A/B and DORA/B update on the falling edge of DAV and are valid on the rising edge of DAV.

The MAX12558 output data format is either Gray code or two's complement depending on the logic input G/\overline{T} . With G/\overline{T} high, the output data format is Gray code. With G/\overline{T} low, the output data format is set to two's complement. See Figure 8 for a binary-to-Gray and Gray-to-binary code conversion example.

The following equations, Table 3, Figure 6, and Figure 7 define the relationship between the digital output and the analog input.

Gray Code ($G/\overline{T} = 1$):

 $V_{IN_P} - V_{IN_N} = 2/3 \times (V_{REF_P} - V_{REF_N}) \times 2 \times (CODE_{10} - 8192) / 16,384$

Table 3. Output Codes vs. Input Voltage

GRAY-CODE OUTPUT CODE (G/T = 1)			TWO'S-COMPLEMENT OUTPUT CODE (G/ \overline{T} = 0)					
BINARY D13A-D0A D13B-D0B	DOR	HEXADECIMAL EQUIVALENT OF D13A-D0A D13B-D0B	DECIMAL EQUIVALENT OF D13A-D0A D13B-D0B (CODE ₁₀)	BINARY D13A-D0A D13B-D0B	DOR	HEXADECIMAL EQUIVALENT OF D13A-D0A D13B-D0B	DECIMAL EQUIVALENT OF D13A-D0A D13B-D0B (CODE ₁₀)	V _{IN_P} - V _{IN_N} V _{REF_P} = 2.418V V _{REF_N} = 0.882V
10 0000 0000 0000	1	0x2000	+16,383	01 1111 1111 1111	1	0x1FFF	+8191	> +1.023875V (DATA OUT OF RANGE)
10 0000 0000 0000	0	0x2000	+16,383	01 1111 1111 1111	0	0x1FFF	+8191	+1.023875V
10 0000 0000 0001	0	0x2001	+16,382	01 1111 1111 1110	0	0x1FFE	+8190	+1.023750V
11 0000 0000 0011	0	0x3003	+8194	00 0000 0000 0010	0	0x0002	+2	+0.000250V
11 0000 0000 0001	0	0x3001	+8193	00 0000 0000 0001	0	0x0001	+1	+0.000125V
11 0000 0000 0000	0	0x3000	+8192	00 0000 0000 0000	0	0x0000	0	+0.000000V
01 0000 0000 0000	0	0x1000	+8191	11 1111 1111 1111	0	0x3FFF	-1	-0.000125V
01 0000 0000 0001	0	0x1001	+8190	11 1111 1111 1110	0	0x3FFE	-2	-0.000250V
00 0000 0000 0001	0	0x0001	+1	10 0000 0000 0001	0	0x2001	-8191	-1.023875V
00 0000 0000 0000	0	0x0000	0	10 0000 0000 0000	0	0x2000	-8192	-1.024000V
00 0000 0000 0000	1	0x0000	0	10 0000 0000 0000	1	0x2000	-8192	< -1.024000V (DATA OUT OF RANGE)




Figure 6. Two's-Complement Transfer Function ($G/\overline{T} = 0$)

Two's Complement $(G/\overline{T} = 0)$:

where \mbox{CODE}_{10} is the decimal equivalent of the digital output code as shown in Table 3.

The digital outputs D0A/B-D13A/B are high impedance when the MAX12558 is in power-down (PD = 1) mode. D0A/B-D13A/B enter this state 10ns after the rising edge of PD and become active again 10ns after PD transitions low.

Keep the capacitive load on the MAX12558 digital outputs D0A/B–D13A/B as low as possible (< 15pF) to avoid large digital currents feeding back into the analog portion of the converter and degrading its dynamic performance. Adding external digital buffers on the digital outputs helps isolate the MAX12558 from heavy capacitive loads. To improve the dynamic performance of the MAX12558, add 220 Ω resistors in series with the digital outputs close to the MAX12558. Refer to the MAX12558 EV kit schematic for guidelines of how to drive the digital outputs through 220 Ω series resistors and external digital output buffers.

Power-Down Input

The MAX12558 has two power modes that are controlled with a power-down digital input (PD). With PD




Figure 7. Gray-Code Transfer Function $(G/\overline{T} = 1)$

low, the converter is in its normal operating mode. With PD high, the MAX12558 is in power-down mode.

The power-down mode allows the MAX12558 to efficiently use power by transitioning to a low-power state when conversions are not required. Additionally, the MAX12558 parallel output bus goes high impedance in power-down mode, allowing other devices on the bus to be accessed.

In power-down mode all internal circuits are off, the analog supply current reduces to less than $50\mu A,$ and the digital supply current reduces to $1\mu A.$ The following list shows the state of the analog inputs and digital outputs in power-down mode.

- 1) INAP/B, INAN/B analog inputs are disconnected from the internal input amplifier (Figure 3).
- 2) REFOUT has approximately $17k\Omega$ to GND.
- 3) REFAP/B, COMA/B, REFAN/B enter a high-impedance state with respect to VDD and GND, but there is an internal $4k\Omega$ resistor between REFAP/B and COMA/B as well as an internal $4k\Omega$ resistor between REFAN/B and COMA/B.
- 4) D0A–D13A, D0B–D13B, DORA, and DORB enter a high-impedance state.
- 5) DAV enters a high-impedance state.
- 6) CLKP, CLKN clock inputs enter a high-impedance state (Figure 4).




Figure 8. Binary-to-Gray and Gray-to-Binary Code Conversion

The wake-up time from power-down mode is dominated by the time required to charge the capacitors at REF_P, REF_N, and COM_. In internal reference mode and buffered external reference mode the wake-up time is typically 10ms. When operating in the unbuffered external reference mode the wake-up time is dependent on the external reference drivers.




Figure 9. Transformer-Coupled Input Drive for Input Frequencies Up to Nyquist

Applications Information

Using Transformer Coupling

In general, the MAX12558 provides better SFDR and THD with fully differential input signals than single-ended input drive, especially for input frequencies above 125MHz. In differential input mode, even-order harmonics are lower as both inputs are balanced, and each of the ADC inputs only requires half the signal swing compared to single-ended input mode.

An RF transformer (Figure 9) provides an excellent solution to convert a single-ended input source signal to a fully differential signal, required by the MAX12558 for optimum performance. Connecting the center tap of the transformer to COM provides a VDD / 2 DC level shift to the input. Although a 1:1 transformer is shown, a step-up transformer can be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, can also improve the overall distortion. The configuration of Figure 9 is good for frequencies up to Nyquist (fCLK / 2).

The circuit of Figure 10 converts a single-ended input signal to fully differential just as Figure 9. However, Figure 10 utilizes an additional transformer to improve the common-mode rejection allowing high-frequency signals beyond the Nyquist frequency. A set of 75Ω and 110Ω termination resistors provide an equivalent 50Ω termination to the signal source. The second set of termination resistors connects to COM_ providing the correct input common-mode voltage. Two 0Ω resistors in series with the analog inputs allow high-IF input frequencies. These 0Ω resistors can be replaced with low-value resistors to limit the input bandwidth.




Figure 10. Transformer-Coupled Input Drive for Input Frequencies Beyond Nyquist

The input network in Figure 10 can be modified to enhance the frequency-range-specific AC performance of the MAX12558 by simply replacing the input capacitance with a series network of resistor (R_{IN}) and capacitor (C_{IN}). Table 4 displays a selection of resistors and capacitors that are recommended to help improve the already excellent performance of this ADC for specific applications requiring only a certain range of input frequencies.

Table 4. Component Selection to Enhance the Frequency-Range-Specific AC Performance

INPUT FREQUENCY RANGE	C _{IN} COMPONENT VALUES	R _{IN} COMPONENT VALUES		
< 10MHz	12pF to 22pF	Ω 0		
10MHz to 125MHz	12pF	50Ω		
> 125MHz	5.6pF	Ω 0		

Single-Ended AC-Coupled Input Signal

Figure 11 shows an AC-coupled, single-ended input application. The MAX4108 provides high speed, high bandwidth, low noise, and low distortion to maintain the input signal integrity.

Buffered External Reference Drives Multiple ADCs

The buffered external reference mode allows for more control over the MAX12558 reference voltage and allows multiple converters to use a common reference. The REFIN input impedance is $> 50 \text{M}\Omega$.

Figure 12 shows the MAX6029 precision 2.048V bandgap reference used as a common reference for multiple converters. The 2.048V output of the MAX6029 passes through a single-pole 10Hz LP filter to the MAX4230.

The MAX4250 buffers the 2.048V reference and provides additional 10Hz LP filtering before its output is applied to the REFIN input of the MAX12558.




Figure 11. Single-Ended, AC-Coupled Input Drive

Unbuffered External Reference Drives Multiple ADCs

The unbuffered external reference mode allows for precise control over the MAX12558 reference and allows multiple converters to use a common reference. Connecting REFIN to GND disables the internal reference, allowing REF_P, REF_N, and COM_ to be driven directly by a set of external reference sources.

Figure 13 uses a MAX6029 precision 3.000V bandgap reference as a common reference for multiple converters. A seven-component resistive divider chain follows the MAX6029 voltage reference. The 0.47µF capacitor along this chain creates a 10Hz LP filter. Three MAX4230 amplifiers buffer taps along this resistor chain providing 2.413V, 1.647V, and 0.880V to the MAX12558 REF_P, REF_N, and COM_ reference inputs. The feedback around the MAX4230 op amps provides additional 10Hz LP filtering. Reference voltages 2.413V and 0.880V set the full-scale analog input range for the converter to ±1.022V (±[VREF_P - VREF_N] x 2/3).

Note that one single power supply for all active circuit components removes any concern regarding power-supply sequencing when powering up or down.




Figure 12. External Buffered (MAX4230) Reference Drive Using a MAX6029 Bandgap Reference




Figure 13. External Unbuffered Reference Driving Multiple ADCs

Grounding, Bypassing, and Board Layout

The MAX12558 requires high-speed board layout design techniques. Refer to the MAX12558 EV kit data sheet for a board layout reference. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass V_{DD} to GND with a 220µF ceramic capacitor in parallel with at least one $10\mu\text{F}$, one $4.7\mu\text{F}$, and one $0.1\mu\text{F}$ ceramic capacitor. Bypass OV_{DD} to GND with a 220µF ceramic capacitor. Bypass OV_{DD} to GND with a 220µF ceramic capacitor in parallel with at least one $10\mu\text{F}$, one $4.7\mu\text{F}$, and one $0.1\mu\text{F}$ ceramic capacitor. High-frequency bypassing/decoupling capacitors should be located as close as possible to the converter supply pins.

Multilayer boards with ample ground and power planes produce the highest level of signal integrity. All grounds and the exposed backside paddle of the MAX12558 must be connected to the same ground plane. The MAX12558 relies on the exposed backside paddle connection for a low-inductance ground connection. Isolate the ground plane from any noisy digital system ground planes such as a DSP or output buffer ground.

Route high-speed digital signal traces away from the sensitive analog traces. Keep all signal lines short and free of 90° turns.

Ensure that the differential, analog input network layout is symmetric and that all parasitic components are balanced equally. Refer to the MAX12558 EV kit data sheet for an example of symmetric input layout.

Parameter Definitions

Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For the MAX12558, this straight line is between the endpoints of the transfer function, once offset and gain errors have been nullified. INL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the *Electrical Characteristics* table.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX12558, DNL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the *Electrical Characteristics* table.

Offset Error

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Ideally the midscale MAX12558 transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.

Gain Error

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The slope of the actual transfer function is measured between two data points: positive full scale and negative full scale. Ideally, the positive full-scale MAX12558 transition occurs at 1.5 LSBs below positive full scale, and the negative full-scale transition occurs at 0.5 LSB above negative full scale. The gain error is the difference of the measured transition points minus the difference of the ideal transition points.

Small-Signal Noise Floor (SSNF)

SSNF is the integrated noise and distortion power in the Nyquist band for small-signal inputs. The DC offset is excluded from this noise calculation. For this converter, a small signal is defined as a single tone with a -35dBFS amplitude. This parameter captures the thermal and quantization noise characteristics of the data converter and can be used to help calculate the overall noise figure of a digital receiver signal path.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR[max] = 6.02 \times N + 1.76$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first six harmonics (HD2 through HD7), and the DC offset.

SNR = 20 x log (SIGNAL_{RMS} / NOISE_{RMS})

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first six harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \times log \left(\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2 + V_7^2}}{V_1} \right)$$

where V_1 is the fundamental amplitude, and V_2 through V_7 are the amplitudes of the 2nd- through 7th-order harmonics (HD2 through HD7).

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

3rd-Order Intermodulation (IM3)

IM3 is the power of the 3rd-order intermodulation product relative to the input power of either of the input tones $f_{\rm IN1}$ and $f_{\rm IN2}$. The individual input tone power levels are set to -7dBFS for the MAX12558. The 3rd-order intermodulation products are 2 x $f_{\rm IN1}$ - $f_{\rm IN2}$ and 2 x $f_{\rm IN2}$ - $f_{\rm IN1}$.

Aperture Jitter

Figure 14 shows the aperture jitter (t_{AJ}), which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 14).

Full-Power Bandwidth

A large -0.2dBFS analog input signal is applied to an ADC and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as the full-power input bandwidth frequency.

Output Noise (nout)

The output noise (n_{OUT}) parameter is similar to thermal plus quantization noise and is an indication of the converter's overall noise performance.

No fundamental input tone is used to test for nout. IN_P, IN_N, and COM_ are connected together and




Figure 14. T/H Aperture Timing

1024k data points are collected. nout is computed by taking the RMS value of the collected data points after the mean is removed.

Overdrive Recovery Time

Overdrive recovery time is the time required for the ADC to recover from an input transient that exceeds the full-scale limits. The MAX12558 specifies overdrive recovery time using an input transient that exceeds the full-scale limits by $\pm 10\%$. The MAX12558 requires one clock cycle to recover from the overdrive condition.

Crosstalk


Crosstalk indicates how well each channel is isolated from the other channel. In case of the MAX12558, crosstalk specifies the coupling onto one channel being driven by a (-0.5dBFS) signal when the adjacent interfering channel is driven by a full-scale signal. Measurement includes all spurs resulting from both direct coupling and mixing components.

Gain Matching

Gain matching is a figure of merit that indicates how well the gains between the two channels are matched to each other. The same input signal is applied to both channels and the maximum deviation in gain is reported (typically in dB) as gain matching.

Offset Matching


Like gain matching, offset matching is a figure of merit that indicates how well the offsets between the two channels are matched to each other. The same input signal is applied to both channels and the maximum deviation in offset is reported (typically in %FSR) as offset matching.



__ /N/XI/N

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG	68	N		
REF.	MIN.	NDM.	MAX.	NOTE
Α	0.70	0.75	0.80	
A1	0.00	0.01	0.05	
A2	(
k	0.20			
D	9,90	10.00	10.10	
E	9.90	10.00	10.10	
e	0			
k	0.25			
L	0.45			
N				
ND				
NE				
JEDEC	,			

EXPOSED PAD VARIATIONS								
PKG. CODE	D2			E2			NWDD SQNDS	
CODE	MIN.	N□M.	мах.	MIN.	NDM.	MAX.	ALLOVED	
T6800-2	7.60	7.70	7.80	7.60	7.70	7.80	YES	
T6800-3	7.60	7.70	7.80	7.60	7.70	7.80	ND	
T6800-4	7.60	7.70	7.80	7.60	7.70	7.80	YES	

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- & COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO-220.
- 10. WARPAGE SHALL NOT EXCEED 0.10mm.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

-DRAWING NOT TO SCALE-



21-0142

D

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.