

# **Field-Side Self-Powered, 4-Channel, 12-bit, Isolated ADC**

## <span id="page-0-0"></span>**General Description**

The MAX22530–MAX22532 are galvanically isolated, 4 channel, multiplexed, 12-bit, analog-to-digital converters (ADC) in the MAXSafe™ family product line. An integrated, isolated, DC-DC converter powers all fieldside circuitry, and this allows field-side diagnostics even when no input signal is present.

The MAX22530–MAX22532 family continually digitizes the input voltage on the field-side of an isolation barrier and transmits the data across the isolation barrier to the logic-side of the devices where the magnitude of the input voltage is compared to programmable thresholds. The 12-bit ADC core has a sample rate of 20ksps (typ) per-channel. ADC data is available through the SPI interface either directly or filtered. Filtering averages the most recent 4 readings depending on the setting.

Each input has a comparator with programmable high and low thresholds, and an interrupt is asserted when any input crosses its programmed level based on the mode setting. The comparator output pin (COUT) is high when the input voltage is above the upper threshold and low when it is below the lower threshold in digital input mode. Typical response time of the comparator to an input change is less than 75µs with filtering disabled. With filtering enabled, the comparator uses the moving average of the last 4 ADC readings.

The MAX22530 in a 16-pin wide SOIC package provides 8mm of creepage and clearance, and 5kVRMS isolation. The MAX22531 in a 20-pin SSOP package and the MAX22532 in a 28-pin SSOP package, both provide 5.5mm of creepage and clearance, and 3.5kVRMS isolation. All package material has a minimum comparative tracking index (CTI) of 400, which gives it a group II rating in creepage tables.

All devices are rated for operation at ambient temperatures between -40°C to +125°C.

# <span id="page-0-1"></span>**Applications**

- High-Voltage Binary Input
- Substation Automation
- Distribution Automation
- Process Automation
- **Motion Control**

### <span id="page-0-2"></span>**Benefits and Features**

• Enable Robust Detection of Multichannel Analog/Binary Inputs

**MAX22530–MAX22532** 

- Withstands 3.5kV<sub>RMS</sub> Isolation for 60s (V<sub>ISO</sub>) for the SSOP Package
- Withstands  $5kV<sub>RMS</sub>$  Isolation for 60s (V<sub>ISO</sub>) for the Wide SOIC Package
- 5.5mm of Creepage and Clearance for 20-pin or 28 pin SSOP Package
- 8mm of Creepage and Clearance for 16-pin Wide SOIC Package
- Group II CTI Package Material
- Reduces BOM and Board Space Through High **Integration**
- Field-Side Self-Powered with Integrated DC-DC **Supply**
- 12-bit, 20ksps Per-Channel ADC
- Programmable Threshold Comparators for each Channel
- Isolation for both Data and DC-DC Supply
- Integrated 1.8V Reference
- Increase System "Up Time" and Simplifies System Design & Maintenance
	- Field-Side ADC Functionality Diagnostics
	- Field-Side Continuous Power Monitoring
	- Communication System Self-Diagnostics
- Flexible Control and Interface
	- Programmable Upper and Lower Input Threshold Enable Programmable Hysteresis
	- Comparator Output (COUT) Pins for Fastest Response
	- SPI Interface with CRC Option
	- Precision Internal Reference ±1% (typ)
	- -40°C to +125°C Operating Temperature Range

# <span id="page-0-3"></span>**Safety Regulatory Approvals**

- UL According to UL1577
- cUL According to CSA Bulletin 5A

*[Ordering Information](#page-35-0) appears at the end of the data sheet.*

*19-100989; Rev 1; 9/21*

# Field-Side Self-Powered, 4-Channel, 12-bit, Isolated ADC

# <span id="page-1-0"></span>**Four-Channel Isolated ADC**



## **TABLE OF CONTENTS**



# MAX22530-MAX22532

# Field-Side Self-Powered, 4-Channel, 12-bit, Isolated ADC



# LIST OF FIGURES





*Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.*

# Field-Side Self-Powered, 4-Channel, 12-bit, Isolated ADC

## MAX22530–MAX22532

# LIST OF TABLES



*19-100246; Rev 1; 7/19* 

## <span id="page-5-0"></span>**Absolute Maximum Ratings**





*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.* 

## <span id="page-5-1"></span>**Package Information**

### <span id="page-5-2"></span>**16 W SOIC**



### <span id="page-5-3"></span>**20 SSOP**



### <span id="page-5-4"></span>**28 SSOP**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages](https://www.maximintegrated.com/en/design/packaging.html)*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/thermal-tutorial](https://www.maximintegrated.com/en/design/technical-documents/tutorials/4/4083.html)*.

# <span id="page-6-0"></span>**Electrical Characteristics**

(V<sub>DDL</sub> - V<sub>GNDL</sub> = 1.71V to 5.5V, V<sub>DDPL</sub> - V<sub>GNDL</sub> = 3.0V to 5.5V, C<sub>DDF</sub> = 1µF, C<sub>REF</sub> = 1µF. Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.) (*[Note](#page-7-1)  [1](#page-7-1) [Note 2](#page-7-2)*))





(V<sub>DDL</sub> - V<sub>GNDL</sub> = 1.71V to 5.5V, V<sub>DDPL</sub> - V<sub>GNDL</sub> = 3.0V to 5.5V, C<sub>DDF</sub> = 1µF, C<sub>REF</sub> = 1µF. Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.) (*[Note](#page-7-1)  [1](#page-7-1) [Note 2](#page-7-2)*))

<span id="page-7-1"></span>**Note 1:** All devices are 100% production tested at T<sub>A</sub> = +25°C. Specifications for all temperature limits are guaranteed by design.

<span id="page-7-2"></span>**Note 2:** All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to their respective ground (GNDL or GNDF), unless otherwise noted.

<span id="page-7-3"></span>**Note 3:** Latency numbers are based on the following condition: a full-scale step is applied at the ADC input and COUTHI\_ (register address 0x9 to 0xC) upper threshold (THU) is set to maximum value (0xFFFh). Latency is the delay from the step at the ADC input to the digital comparator output.

<span id="page-7-4"></span>**Note 4:** CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDF and GNDL ( $V_{CM}$  = 1000V).

# <span id="page-7-0"></span>**Timing Diagram**



<span id="page-8-0"></span>*Figure 1. SPI Write Timing Diagram (with CRC Enabled)*



<span id="page-8-1"></span>*Figure 2. SPI Read Timing Diagram (with CRC Enabled)*

# <span id="page-9-0"></span>**Insulation Characteristics**

# <span id="page-9-1"></span>**16-pin Wide SOIC**



## <span id="page-9-2"></span>**20-pin and 28-pin SSOP**





<span id="page-10-1"></span>Note 5: V<sub>ISO</sub>, V<sub>IOWM</sub>, and V<sub>IORM</sub> are defined by the IEC 60747-5-5 standard.

<span id="page-10-2"></span>**Note 6:** Product is qualified at V<sub>ISO</sub> for 60s and 100% production tested at 120% of V<sub>ISO</sub> for 1s.

<span id="page-10-3"></span>**Note 7:** Capacitance is measured with all pins on field-side and logic-side tied together.

## <span id="page-10-0"></span>**ESD and Transient Immunity Characteristics**



# <span id="page-11-0"></span>**Typical Operating Characteristics**

 $(V_{DDL} - V_{GNDL} = 3.3V, V_{DDPL} - V_{GNDL} = 3.3V, C_{DDF} = 1 \mu F, C_{REF} = 1 \mu F, T_A = +25°C$ , unless otherwise noted.)



 $(V_{DDL} - V_{GNDL} = 3.3V, V_{DDPL} - V_{GNDL} = 3.3V, C_{DDF} = 1 \mu F, C_{REF} = 1 \mu F, T_A = +25°C$ , unless otherwise noted.)



# <span id="page-12-0"></span>**Pin Configurations**







# <span id="page-13-0"></span>**Pin Descriptions**





# <span id="page-15-0"></span>**Functional Diagrams**



## <span id="page-16-0"></span>**Detailed Description**

The MAX22530–MAX22532 family consists up of 12-bit, 4-channel ADCs with either a 3.5kV<sub>RMS</sub> or 5kV<sub>RMS</sub> isolated SPI interface depending upon the package option. Additional features include comparators with programmable upper and lower threshold levels. The ADC and all field-side circuits are powered by an integrated, isolated, DC-DC converter that allows field-side functionality to be verified even when there is no input signal or other field-side supply. This makes the MAX22530– MAX22532 family ideally suited for high-density, multirange, group-isolated, binary-input modules, and provides a complete solution to any system that requires monitoring inputs without a separate isolated power supply.

### <span id="page-16-1"></span>**ADC**

The devices' ADC employs a 12-bit SAR architecture with a nominal sampling rate of 20ksps per channel and has an inputvoltage range of 0V to +1.8V with respect to AGND. After power-up, the ADC runs continually at the nominal sampling rate. The 12-bit unfiltered ADC reading and filtered ADC reading are both available through the SPI interface. Filtering averages the most recent 4 readings. For rapid response without requiring the SPI interface, the MAX22530–MAX22532 family provides the output of a digital comparator (COUT) that compares user-programmed thresholds to the ADC reading or the filtered ADC reading. The comparator has two thresholds, the comparator output is high when the input voltage is above the upper threshold and low when it is below the lower threshold in default digital-input mode. The response time of the comparator is less than 75μs (typ) with filtering disabled. With filtering enabled, the comparator uses the moving average of the last 4 ADC readings for a response time of 300μs (typ). The comparator output pin (COUT\_) changes based on the latest ADC reading, the upper threshold (COTHI [11:0], register address 0x9, 0xA, 0xB and 0xC) and the lower threshold (COTLO\_[11:0], register address 0x10, 0xD, 0xE and 0xF) according to the CO\_MODE\_ setting. If enabled, the interrupt pin INT asserts whenever COUT\_ changes.

### <span id="page-16-2"></span>**Internal Voltage Reference**

The MAX22530-MAX22532 family features a precision internal voltage reference. The 1.8V internal reference has a maximum error of ±2% over the entire operating temperature range. The MAX22530-MAX22532 family is not intended to be used with an external voltage reference.

### <span id="page-16-3"></span>**Input Comparator with Programmable Thresholds and Two Operational Modes (CO\_MODE)**

The input signal can be recognized in two different ways; one is the digital input mode and the other is the digital status mode. The mode of operation is set for each input channel in the COUTHI registers (address 0x9, 0xA, 0xB and 0xC) with the CO\_MODE bits.

### <span id="page-16-4"></span>**Digital Input Mode**

The Digital input mode (see *[Figure 3](#page-16-5)*) treats the digitized input (from the ADC) as a digital signal of "1" or "0" with hysteresis where the values for "1" and "0" are set by the upper- and lower-limit thresholds programmed into registers COUTHI\_ and COUTLO (see COUT BLK in register map).

- 1. Upper limit and lower limit are used as hysteresis (like a Schmitt trigger input).
- 2. The status of COUT changes to "1" only when the ADC (or FADC) value crosses over the upper limit during a low-tohigh transition, and to "0" when it crosses below the lower limit during a high-to-low transition.
- 3. The status of COUT\_ can be "0" or "1" between the lower and upper limits based on the previous status.



<span id="page-16-5"></span>*Figure 3. Digital Input Mode* 

### <span id="page-17-0"></span>**Digital Status Mode**

The Digital status mode (see *[Figure 4](#page-17-4)*) monitors the input in "Normal" status vs. "OVLO/UVLO" status:

- 1. The status of COUT is "0" when the digitized output of ADC (or FADC) is between the lower limit and the upper limit.
- 2. The status of COUT is "1" when the digitized output of ADC (or FADC) is higher than the upper limit or lower than the lower limit.



#### <span id="page-17-4"></span>*Figure 4. Digital Status Mode*

### <span id="page-17-1"></span>**Isolated Power and Data Transfer**

A simplified view of the isolated power and data transfer sections is shown in the *[Functional Diagram](#page-15-0)*. The logic-side supply V<sub>DDPL</sub> powers an integrated, inductively coupled DC-DC converter that generates a nominal field supply V<sub>DDF</sub> of 3.1V with just enough output current to power the field-side of the MAX22530–MAX22532 family. Note that V<sub>DDF</sub> is not intended to power an external load.

Serial data is transferred by capacitively-isolated differential transceivers. To verify reliable communication through the isolation barrier, a cyclic redundancy check (8-bit CRC) is embedded in the transmitted serial data streams. If a CRC fails, the data is discarded, and no action is taken. If CRC fails, the SPICRC bits in the INTERRUPT STATUS register is set and INT is asserted if the ENCRC interrupt enable bit is set in the INTERRUPT ENABLE register.

## <span id="page-17-2"></span>**Configuration and Monitoring**

An SPI interface is used for transferring configuration, control, and diagnostic data as well as ADC readings between a host (FPGA or microcontroller) and the MAX22530–MAX22532. The interface consists of four signals: SCLK, CS, SDI and SDO, and does not support daisy-chain configuration. An optional CRC improves reliability in the data communication to and from the MAX22530–MAX22532. This feature, disabled by default after reset or power-up, can be enabled or disabled at any time through the SPI interface. When enabled, it affects both read and write SPI transactions.

### <span id="page-17-3"></span>**SPI Interface**

SPI communication includes the following features (see**[Table 3](#page-18-2)**):

- Serial clock up to 10MHz
- CRC function uses SMBus polynomial:  $C(x) = (x8 + x2 + x1 + 1)$  that is added if the ENCRC bit is set in the CONTROL register.
- Burst Mode for reading multiple registers

The functionality of each SPI pin can be summarized as follows:

- Serial Clock (SCLK): Input for the master serial clock signal. The clock signal determines the speed of the data transfer (up to 10MHz max). All receiving and transmitting is done synchronous to this clock.
- Chip Select (**CS**): The CS input enables the SPI interface. A logic-high on **CS** forces SDO to high-impedance and any SCLK transitions are ignored. During a **CS** logic-low state, data is transferred on the edges of SCLK.
- Serial Input (SDI): SDI or MOSI is the serial input port of the SPI shift register and data is clocked LSB first into the shift register on the rising edge of SCLK. To provide sufficient setup/hold time, the driver should have SDI data transitions at the falling edge of SCLK. On the rising edge of CS, the input data is latched into the internal registers.

• Serial Output (SDO): SDO or MISO is the serial output port of the SPI shift register, and is in a high-impedance state until the **CS** pin goes to a logic-low state and at the end of the BURST data bit. Data is clocked LSB first out of the shift register on the falling edge of SCLK.

The MAX22530–MAX22532 offers burst and single-register SPI transactions. Single-register SPI transactions can be used to access any register address and are 3-bytes long without CRC and 4-bytes long with CRC. The CRC byte is calculated on the previous 3 bytes. The single-register SPI transaction format consists of a 6-bit register address, a read/write bit, a burst mode bit, 16 bits of payload, and the optional CRC byte, as illustrated in **[Table 1](#page-18-0)** for write transaction and in **[Table 2](#page-18-1)** for read transactions. See **[Figure 1](#page-8-0)** and **[Figure 2](#page-8-1)** for SPI write and read timing diagrams.

### <span id="page-18-0"></span>- **Table 1. SPI Write Command**



Note: The BURST bit in the header is ignored in SPI write transactions

## <span id="page-18-1"></span>**Table 2. SPI Read Command**



Burst mode can only be used for reading the filtered or unfiltered ADC data registers and the interrupt status register in one SPI transaction. Burst SPI transactions are 11-bytes long without CRC and 12-bytes long with CRC. The CRC byte is calculated on the previous 11 bytes. The burst SPI transaction format consists of the 6-bit register address for ADC1 or FADC1, a read/write bit, a burst mode bit, the contents of the four filtered or unfiltered ADC registers depending on the 6-bit address entered, the content of the interrupt status register, and the optional CRC byte, as illustrated in **[Table 3](#page-18-2)**. The burst bit is ignored for all other register addresses during read transactions.

The MAX22530–MAX22532 knows that it should receive 24, 32, 88, or 94 bits depending on the combination of CRC setting and burst mode. If more SPI cycles than expected are received, the transaction is executed. If fewer SPI cycles than expected are received, the transaction fails.

## <span id="page-18-2"></span>**Table 3. SPI Burst Read Command**



- For burst read transactions, if Address A[5:0] is 0x01 (ADC\_1), the data read is the unfiltered ADC data. If Address A[5:0] is 0x05 (FADC\_1), the data read is the filtered ADC data.
- The burst bit is ignored for all other register addresses during read transactions.

## <span id="page-19-0"></span>**Diagnostic and Fault Reporting Features**

The MAX22530–MAX22532 continuously monitor multiple possible fault conditions, and a hardware alert is provided through the open drain INT pin, which asserts low when an enabled fault is detected. The possible faults are: ADC functionality error, SPI framing error, CRC errors from SPI communications, and loss of internal isolated data stream.

The bits in the INTERRUPT ENABLE (0x13) register determine how the INT output responds to the various error conditions and asserts the INT output if the corresponding bit is enabled in the INTERRUPT ENABLE register.

If the corresponding bit in the INTERRUPT ENABLE register is not set, when an error is flagged, INT is not asserted, but the bit in the INTERRUPT STATUS register (0x12) is still latched and remains set until the register is read, which automatically clears all bits in the INTERRUPT STATUS register. Note that if a fault condition still exists when the register is read, the cleared fault bit is immediately set again.

In a typical application, INT triggers an interrupt routine in the microcontroller or FPGA, which reads the INTERRUPT STATUS register to determine the cause of the interrupt.

### <span id="page-19-1"></span>**ADC Functionality Error**

ADC functionality is checked by looking for changes in the ADC output. To ensure that a change should have occurred, a special test measurement is made while injecting a small current at the input of the ADC. This special measurement used for ADC functionality verification is interleaved between normal measurements and does not affect the ADC sampling time. If the ADC reading does not change, or data is outside of the limits for at least four frames, an ADC functional failure is declared and bit FADC (bit 11) in the INTERRUPT STATUS (0x12) register is set.

### <span id="page-19-2"></span>**SPI Framing Error**

After CS transitions from low to high, if the number of bits clocked in while CS was low is not 24, 32, 88, or 96 bits, an SPI framing error is declared and bit SPIFRM (bit 9) in the INTERRUPT STATUS (0x12) register is set. The instruction in the SPI shift register is not decoded and no register value is changed.

#### <span id="page-19-3"></span>**Loss of Data Stream**

The field-side sends ADC data across the isolation barrier to the logic-side every 50μs except for the startup period. Fieldside loss-of-data (FLD) interrupts are masked for the first 100ms of operation after power-on or reset, and after that if an internal monitoring signal is not received, an error is flagged. If the periodic field-side data is not received, a loss-of-datastream fault is declared and bit FLD (bit 10) in the INTERRUPT STATUS (0x12) register is set. It is possible to recover from a loss of data stream fault by asserting a hard reset using bit REST (bit 0) in the CONTROL (0x14) register, which causes field-side power to be rebooted and returns all of the registers to their default state, requiring the MAX22530–MAX22532 to go through the startup configuration process.

### <span id="page-19-4"></span>**CRC Error from Internal Communication**

Internal communication across the isolation barrier includes a CRC code to ensure that corrupt data does not cause system problems. If the CRC indicates an error, the received data is discarded. If six consecutive CRCs fail, a CRC fault is declared and bit SPICRC (bit 8) in the INTERRUPT STATUS (0x12) register is set.

### <span id="page-19-5"></span>**Control Modes**

The CONTROL (0x14) register includes a number of bits which the host can program and which take immediate effect on the device.

### <span id="page-19-6"></span>**Hardware Reset Control**

If the control bit REST is set to 1, the field-side power supply is shut down and restarted, and the main reset input to the digital core is asserted, resulting in setting the digital core back to its power-on reset state and all registers are brought back to their default values, including the control bit, REST.

#### <span id="page-19-7"></span>**Software Reset Control**

The software reset is initiated by setting bit SRES to 1. Unlike the hardware reset that is effective immediately after assertion, SRES takes affect after the completion of the frame, during which it is asserted. At that time, the digital core is reset and all registers are brought back to their default values. The field-side power supply is not affected by SRES.

### <span id="page-19-8"></span>**Clear POR Control**

The CLRPOR bit can be set to 1 to clear the 'Wake Up from Power-On Reset' POR bit in the PROD ID (0x00) register. Note that a hardware reset (REST) causes the POR bit to be reasserted, but a software reset, SRES, has no effect on the status bit POR.

### <span id="page-20-0"></span>**DISPWR Control**

Setting bit DISPWR to 1 disables field-side power (V<sub>DDF</sub>), effectively stopping ADC conversions. The logic-side or digital core is not affected.

#### <span id="page-20-1"></span>**Filter Clearing Control**

The control bits FLT\_CLR\_1 to FLT\_CLR\_4 can be set to 1 to clear the ADC moving average filter for that specific channel at the start of the frame following this assertion. Once the filter reset operation takes place the control bits remain set at 0 for normal operation.

#### <span id="page-20-2"></span>**Comparator Limit Control**

The control bit ECOM can be set to 1 to apply the settings of COUTHI1 and COUTLO1 to all four channels regardless of what values are programmed in the high and low threshold registers for the other three channels. Setting the ECOM bit to 1 does not change what the host reads back from the threshold registers for channels 2 to 4.

#### <span id="page-20-3"></span>**CRC Control**

If control bit ENCRC is 0, CRC functionality is not enabled, and SPI transactions are 24-bits in length. But if control bit ENCRC is 1, CRC functionality is enabled making each SPI transaction 32-bits in length. At power-on, or after a hardware or software reset, the default CRC is disabled. All SPI transactions following the write transaction that sets ENCRC must have the 8-bit CRC suffix.

### <span id="page-20-4"></span>**Interrupts**

In a system, the MAX22530–MAX22531 device operations can be monitored by the host (typically a microcontroller or FPGA) by either polling the ADC\_ registers or by using the end-of-conversion (EOC) interrupt bit in the INTERRUPT ENABLE (0x13) register to assert the interrupt pin, INT. The ADC core continually digitizes the inputs for the four channels in succession, and the host can determine the ADC conversion state by polling the ADCs bit in each ADC register (bit 15), or by enabling the EOC to be shown on the INT every 50 µs. If the EOC interrupt is enabled, bit EOC (bit 12) in the INTERRUPT STATUS  $(0x12)$  register is set to 1 and causes the INT pin to be asserted for a duration of 10 $\mu$ s at the end of channel 4 ADC (ADC\_4) conversion. After 10µs the INT pin is deasserted whether the INTERRUPT STATUS register is read or not.

At that time, the unfiltered (ADC\_) and filtered (FADC\_) data are available to be read through SPI, as well as the comparator status and comparator-related interrupts.

If the host is polling the SPI interface for ADC status, the burst read command allows it to read all four ADC registers (ADC1 to ADC4, or FADC1 to FADC4. See ADC\_STATUS BLK in register map section) in addition to the INTERRUPT STATUS register. Bit 15 in each ADC register is the ADCs bit. If ADCs is 0 the register contents have been updated (new conversion data) since the last read operation. By performing a data read operation, the ADCs bit is automatically set to 1, indicating the data has not been refreshed since the last read operation. Upon receiving the INT signal, the host interrupt service routine can perform a burst read, which automatically clears the bits in the INTERRUPT STATUS register, thereby deasserting the INT pin.

If the host does not access the ADC\_ data registers at least once per frame (whether by polling or responding to INT being asserted) then data loss occurs, and the register contents are overwritten with new conversion data.

If the ADC data register refreshing event occurs while CS is low (i.e., during an SPI transaction), the data refreshing event is postponed until the deassertion of CS. This scheme eliminates possible data corruption and data loss. However, it assumes that the rate of the SPI transaction is equal to or greater than the rate of ADC sampling (20ksps), and that the duration of any SPI transaction is shorter than that of a 4-channel conversion frame. The host can safely read the ADC\_ data registers during the 50µs following the assertion of the end-of-conversion interrupt.

The host can set the limits against which the ADC data is compared. The host can select if a given channel uses the unfiltered (ADC\_) or the filtered ADC (FADC\_) data for comparison against the limits using the control bits CO\_MODE (bit 15) and CO\_IN\_SEL (bit 14) in each COUTHI\_ register. The CO\_MODE bits determine the comparator mode of operation (Digital Data Mode if the bit is set to 0 or Digital Status Mode if the bit is set to 1) and CO\_IN\_SEL selects between unfiltered ADC data (bit set to 0) of filtered ADC data (bit set to 1). The status of the comparison for each channel can be read from register COUT STATUS (0x11).

In addition to the diagnostics bits, the comparator outputs can be programmed to assert the INT pin if enabled. If a positive edge is detected by the comparator, the bit CO\_POS\_ is set to 1 indicating the ADC\_ data is greater than the upper limit (COUTHI\_). Similarly, if a negative edge is detected by the comparator, the bit CO\_NEG\_ is set to 1 indicating the ADC\_ data is lower than the lower limit (COUTLO\_).

Changes to comparator control register contents take effect on the next frame. For example, if COUTHI\_4[11:0] is changed during frame N, the new threshold value is used starting frame N+1.

To clear an interrupt and deactivate the INT pin, the host must perform a read operation of the INTERRUPT STATUS register. All bits in the INTERRUPT STATUS register are "Read Clears All." Interrupts are cleared whether the CRC is properly decoded by the host or not. Note that if a fault condition still exists when the register is read, the cleared fault bit is immediately set again.

If an interrupt is not set at the time that the INTERRUPT STATUS register is read, and if that interrupt gets asserted while the interrupt register is being read, that interrupt bit is not cleared upon the end of the SPI read transaction.

However, if an interrupt that is set at the time that the interrupt register is read, and if another identical interrupt gets asserted while the interrupt register is being read, that interrupt bit is cleared upon the end of the SPI transaction. This means that the host should read the interrupt register upon assertion of INT, or poll the interrupt registers several times per conversion cycles to avoid missing interrupts.

In a system, the MAX22530–MAX22531 device operations can be monitored by the host (typically a microcontroller or FPGA) by either polling the ADC\_ registers or by using the end-of-conversion (EOC) interrupt bit in the INTERRUPT ENABLE (0x13) register to assert the interrupt pin, INT. The ADC core continually digitizes the inputs for the four channels in succession, and the host can determine the ADC conversion state by polling the ADCs bit in each ADC\_ register (bit 15), or by enabling the EOC to be shown on the INT every 50 µs. If the EOC interrupt is enabled, bit EOC (bit 12) in the INTERRUPT STATUS  $(0x12)$  register is set to 1 and causes the INT pin to be asserted for a duration of 10 $\mu$ s at the end of channel 4 ADC (ADC\_4) conversion. After 10µs the INT pin is deasserted whether the INTERRUPT STATUS register is read or not.

At that time, the unfiltered (ADC\_) and filtered (FADC\_) data are available to be read through SPI, as well as the comparator status and comparator-related interrupts.

If the host is polling the SPI interface for ADC status, the burst read command allows it to read all four ADC registers (ADC1 to ADC4, or FADC1 to FADC4) in addition to the INTERRUPT STATUS register. Bit 15 in each ADC register is the ADCs bit. If ADCs is 0 the register contents have been updated (new conversion data) since the last read operation. By performing a data read operation, the ADCs bit is automatically set to 1, indicating the data has not been refreshed since the last read operation. Upon receiving the INT signal, the host interrupt service routine can perform a burst read, which automatically clears the bits in the INTERRUPT STATUS register, thereby deasserting the INT pin.

If the host does not access the ADC\_ data registers at least once per frame (whether by polling or responding to INT being asserted) then data loss occurs, and the register contents are overwritten with new conversion data.

If the ADC\_ data register refreshing event occurs while CS is low (i.e., during an SPI transaction), the data refreshing event is postponed until the deassertion of CS. This scheme eliminates possible data corruption and data loss. However, it assumes that the rate of the SPI transaction is equal to or greater than the rate of ADC sampling (20ksps), and that the duration of any SPI transaction is shorter than that of a 4-channel conversion frame. The host can safely read the ADC\_ data registers during the 50µs following the assertion of the end-of-conversion interrupt.

The host can set the limits against which the ADC data is compared. The host can select if a given channel uses the unfiltered (ADC) or the filtered ADC (FADC) data for comparison against the limits using the control bits CO\_MODE (bit 15) and CO\_IN\_SEL (bit 14) in each COUTHI\_ register. The CO\_MODE bits determine the comparator mode of operation (Digital Data Mode if the bit is set to 0 or Digital Status Mode if the bit is set to 1) and CO\_IN\_SEL selects between unfiltered ADC data (bit set to 0) of filtered ADC data (bit set to 1). The status of the comparison for each channel can be read from register COUT STATUS.

In addition to the diagnostics bits, the comparator outputs can be programmed to assert the INT pin if enabled. If a positive edge is detected by the comparator, the bit CO\_POS\_ is set to 1 indicating the ADC\_ data is greater than the upper limit (COUTHI\_). Similarly, if a negative edge is detected by the comparator, the bit CO\_NEG\_ is set to 1 indicating the ADC\_ data is lower than the lower limit (COUTLO\_).

Changes to comparator control register contents take effect on the next frame. For example, if COUTHI\_4[11:0] is changed during frame N, the new threshold value is used starting frame N+1.

To clear an interrupt and deactivate the INT pin, the host must perform a read operation of the INTERRUPT STATUS register (0x12). All bits in the INTERRUPT STATUS register are "Read Clears All." Interrupts are cleared whether the CRC is properly decoded by the host or not. Note that if a fault condition still exists when the register is read, the cleared fault bit is immediately set again.

If an interrupt is not set at the time that the INTERRUPT STATUS register is read, and if that interrupt gets asserted while the interrupt register is being read, that interrupt bit is not cleared upon the end of the SPI read transaction.

However, if an interrupt that is set at the time that the interrupt register is read, and if another identical interrupt gets asserted while the interrupt register is being read, that interrupt bit is cleared upon the end of the SPI transaction. This means that the host should read the interrupt register upon assertion of INT, or poll the interrupt registers several times per conversion cycles to avoid missing interrupts.

### <span id="page-22-0"></span>**Digital Isolation**

The MAX22530-MAX22532 provide basic galvanic isolation for both power and digital signals that are transmitted from the field side to the logic side.

The MAX22530 device withstands differences in ground potential between the two power domains of up to 5kV<sub>RMS</sub> (V<sub>ISO</sub>) for up to 60s, and up to 848VRMS (VIOWM) for extended periods of time. The MAX22530 is available is 16-pin wide body SOIC package with 8mm of creepage and clearance. The package material has a minimum comparative tracking index (CTI) of 400V to give a group II rating in creepage tables. See *[Table 4](#page-22-1)* for certification information.

The MAX22531 and MAX22532 device withstand differences in ground potential between the two power domains of up to 3.75KVRMS ( $V_{\text{ISO}}$ ) for up to 60s, and up to 445V<sub>RMS</sub> ( $V_{\text{IOWM}}$ ) for extended periods of time. The MAX22531 is available in 20-pin SSOP and MAX22532 is available in 28-pin SSOP with 5.5mm of creepage and clearance. The package material has a minimum comparative tracking index (CTI) of 400V to give a group II rating in creepage tables. See *[Table 4](#page-22-1)* for certification information.

# <span id="page-22-1"></span>**Table 4. Safety Regulatory Approvals**



# <span id="page-23-0"></span>**Applications Information**

### <span id="page-23-1"></span>**Power Supply Decoupling**

It is recommended to decouple both the V<sub>DDL</sub> and V<sub>DDPL</sub> supplies with 1μF capacitors in parallel with 0.01μF capacitors to GNDL. Place the 0.01µF capacitors as close to  $V_{\text{DD}}$  and  $V_{\text{DDPI}}$  as possible. The  $V_{\text{DDF}}$  pin is the integrated DC-DC converter output and it is recommended to decouple it with low-ESR capacitors of 1μF in parallel with 0.01μF to GNDF. Place the  $0.01\mu$ F capacitor as close to  $V_{\text{DDF}}$  as possible.

### <span id="page-23-2"></span>**Layout Considerations**

The PCB designer should follow some critical recommendations to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low inductance, avoid using vias.
- Have a solid ground plane underneath the signal layer to minimize the noise.
- Keep the area underneath the MAX22530–MAX22532 free from ground and signal planes. Any galvanic or metallic connection between the field side and logic side defeats the isolation.
- Ensure that the decoupling capacitors between VDDL, VDDPL and GNDL, and between VDDF and GNDF are located as close as possible to the IC to minimize inductance.
- Route important signal lines close to the ground plane to minimize possible external influences. On the field-side, it is good practice to separate the ADC input and voltage reference ground AGND from the VDDF reference ground GNDF.
- MAX22531 has two extra AGND pins, and MAX22532 has four extra AGND pins to provide analog ground reference points for the respective AIN\_ channels.

### <span id="page-23-3"></span>**Radiated Emissions**

The MAX22530–MAX22532 family features an integrated DC-DC converter to generate a nominal 3.1V supply, powering the field side of the MAX22530–MAX22532. The DC-DC converter passes power from the logic side across the isolation barrier through an internal transformer. Due to the isolated nature of the device, the split of the ground planes (GNDL and GNDF) prevents the return current from flowing back to the logic side; thus, causing high-frequency signals to radiate when crossing the isolation barrier. A spread-spectrum option is added to the DC-DC converter to reduce the radiated emissions.

The MAX22530–MAX22532 can meet CISPR 22 and FCC radiated emission standards with proper PCB design. A stitching capacitance of 50pF minimum is recommended to be built into the PCB to pass the CISPR 22 and FCC Class B limits. See [Figure 7](#page-24-2) and [Figure 8](#page-25-0).

To achieve optimal radiated emission performance, the following layout guidelines are recommended:

- Use at least a 4-layer PCB stackup with GNDL and GNDF ground planes on two adjacent internal layers.
- Extend the GNDF and GNDL planes on two adiacent layers so they overlap each other; thus, creating a stitching capacitance between GNDL and GNDF. See [Figure 5](#page-24-0) and [Figure 6](#page-24-1).

Calculate the stitching capacitance value by using the following equation, where A is the overlapping area between the GNDL and GNDF planes.

 $C = A \times \epsilon 0 \times \epsilon r \times d$ 

where,

ε0 = Permittivity of free space (8.854 x 10-12 F/m),

εr = Relative permittivity of the PCB insulation material, and

d = Dielectric thickness between two adjacent layers.

- Adjust the overlapping area (A) or the dielectric thickness (d) to achieve a minimum 50pF stitching capacitance. Make sure that the creepage and clearance between the GNDF plane and the GNDL plane on the same layer as well as between two different layers large enough to meet isolation standards for various applications.
- Multiple GNDL and GNDF vias are recommended to be placed next to the GNDF and GNDL pins to provide a good connection between the stitching capacitor and the device ground pins.
- Apply edge guarding vias to stitch the GNDF and GNDL planes on all layers together to limit the emission from escaping from the PCB edges.



<span id="page-24-0"></span>*Figure 5. Stitching Capacitance Example on a 4- Layer PCB* 



<span id="page-24-1"></span>*Figure 6. Stitching Capacitance on Internal Layers* 



<span id="page-24-2"></span>*Figure 7. MAX22530 Radiated Emission with 90pF Stitching Capacitance, 3-Meter Antenna Distance, Horizontal Scan* 



<span id="page-25-0"></span>*Figure 8. MAX22530 Radiated Emission with 90pF Stitching Capacitance, 3-Meter Antenna Distance, Vertical Scan* 



<span id="page-25-1"></span>*Figure 9. MAX22531 Radiated Emission with 100pF Stitching Capacitance, 3-Meter Antenna Distance, Horizontal Scan* 



<span id="page-25-2"></span>*Figure 10. MAX22531 Radiated Emission with 100pF Stitching Capacitance, 3-Meter Antenna Distance, Vertical Scan*

## <span id="page-26-0"></span>**Register Map**





Register Details

### **PROD\_ID (0x0)**

Device ID Register





## **ADC (0x1, 0x2, 0x3, 0x4)**

ADC\_ Data Register





## **FADC (0x5, 0x6, 0x7, 0x8)**

## Filtered ADC\_ Data Register





### **COUTHI (0x9, 0xA, 0xB, 0xC)**





### **COUTLO (0x10, 0xD, 0xE, 0xF)**





## **COUT STATUS (0x11)**

Digital Comparator COUT\_ Status Register







## **INTERRUPT STATUS (0x12)**

Interrupt Status Register





# **INTERRUPT ENABLE (0x13)**

Interrupt Enable Register







## **CONTROL (0x14)**

Control Register





# <span id="page-34-0"></span>**Typical Application Circuits**

## <span id="page-34-1"></span>**High-Voltage DC Monitoring**



## **3-Phase Motor Low Side Monitoring**



# <span id="page-35-0"></span>**Ordering Information**



 *\*Future product–contact Maxim for availability.* 

*+ Denotes lead (Pb)-free/RoHS compliance.*

# **Revision History**





*Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.*