

The Future of Analog IC Technology

## DESCRIPTION

MP6231/MP6232 The Power Distribution Switch features internal current limiting to prevent damage to host devices due to faulty load conditions. The MP6231/MP6232 analog switch has  $85m\Omega$  on-resistance and operates from 2.7V to 5.5V input. It is available with guaranteed current limits, making it ideal for load switching applications. The MP6231/MP6232 has built-in protection for both over current and increased thermal stress. For over current, the device will limit the current by changing to a constant current mode.

As the temperature increases as a result of short circuit, then the device will shut off. The device will recover once the device temperature reduces to approx 120°C.

The MP6231/MP6232 is available in 8-pin MSOP, SOIC package with exposed pad and 8-pin SOIC w/o exposed pad.


### **FEATURES**

- 500mA Continuous Current
- Accurate Current Limit
- 2.7V to 5.5V Supply Range
- 140µA Quiescent Current
- 85mΩ MOSFET
- Thermal-Shutdown Protection
- Under-Voltage Lockout
- 8ms FLAG Deglitch Time
- No FLAG Glitch During Power Up
- Reverse Current Blocking
- Active High & Active Low Options
- UL File # E322138

### **APPLICATIONS**

- Smartphone and PDA
- Portable GPS Device
- Notebook PC
- Set-top-box
- Telecom and Network Systems
- PC Card Hot Swap
- USB Power Distribution

"MPS" and "The Future of Analog IC Technology" are Trademarks of Monolithic Power Systems, Inc.



UL Recognized Component




| Part Number | Enable        | Switch | Maximum<br>Continuous<br>Load Current | Typical Short-<br>Circuit Current<br>@ T <sub>A</sub> =25C | Package | Top<br>Marking | Free Air<br>Temperature<br>(T <sub>A</sub> ) |
|-------------|---------------|--------|---------------------------------------|--|---------|----------------|--|
| MP6231DN*   | Active        |        |                                       |  | SOIC8E  | MP6231DN       |  |
| MP6231DH    | High          |        |                                       |  | MSOP8E  | 6231D          |  |
| MP6231DS    | e e           | Dual   | Dual 0.5A                             | 750mA  | SOIC8   |                | -40°C to +85°C                               |
| MP6232DN    | Active<br>Low |        |                                       |  | SOIC8E  | MP6232DN       | -+0 0 10 105 0                               |
| MP6232DH    |               |        |                                       |  | MSOP8E  | 6232D          |  |
| MP6232DS    | 2011          |        |                                       |  | SOIC8   |                |  |

## **ORDERING INFORMATION**

\* For Tape & Reel, add suffix –Z (e.g. MP6231DN–Z).

For RoHS compliant packaging, add suffix –LF (e.g. MP6231DN–LF–Z)



# ABSOLUTE MAXIMUM RATINGS (1)

| Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(2)}$ SOIC8E2.5WMSOP8E2.27WSOIC8Junction Temperature150°CLead Temperature260°CStorage Temperature-65°C to +150°COperating Junct. Temp40°C to +125°C | IN0.3V to +6.<br>EN, FLAG, OUT to GND0.3V to +6. | .0V               |
|---|--|-------------------|
| Junction Temperature  | SOIC8E   | 5W<br>7W          |
|   | Junction Temperature                             | 0°C<br>0°C<br>0°C |

| Thermal Resistance <sup>(3)</sup> | $\boldsymbol{\theta}_{JA}$ | $\boldsymbol{\theta}_{JC}$ |
|-----------------------------------|----------------------------|----------------------------|
| SOIC8E                            | 50                         | 10 °C/W                    |
| MSOP8E                            | 55                         | 12 °C/W                    |
| SOIC8                             | 90                         | 42 °C/W                    |

Notes:

1) Exceeding these ratings may damage the device.

- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.

# MP6231/MP6232 Rev. 1.2 3/31/2010



# ELECTRICAL CHARACTERISTICS (4)

 $V_{IN}$ =5V,  $T_A$ =+25°C, unless otherwise noted.

| Parameter                           | Condition  | Min  | Тур | Max  | Units |
|-------------------------------------|--|------|-----|------|-------|
| IN Voltage Range                    |  | 2.7  |     | 5.5  | V     |
| Supply Current                      | One Channel Enabled, I <sub>OUT</sub> =0, One<br>Switch ON             |      | 90  | 120  | μA    |
| Supply Current                      | Both Channels Enabled, I <sub>OUT</sub> =0, Both Switches ON           |      | 140 | 160  | μA    |
| Shutdown Current                    | Device Disable, V <sub>OUT</sub> =float, V <sub>IN</sub> =5.5V         |      | 1   |      | μA    |
| Off Switch Leakage                  | Device Disable, V <sub>IN</sub> =5.5V                                  |      | 1   |      | μA    |
| Current Limit                       |  | 550  |     | 1100 | mA    |
| Trip Current                        | Current Ramp (slew rate≤100A/s) on Output                              |      | 1.2 | 1.6  | A     |
| Under-voltage Lockout               | Rising Edge  | 1.95 |     | 2.65 | V     |
| Under-voltage Hysteresis            |  |      | 250 |      | mV    |
| FET On Resistance                   | I <sub>OUT</sub> =100mA , and -40°C <t<sub>A&lt;85°C</t<sub>           |      | 85  | 130  | mΩ    |
| EN Input Logic High Voltage         |  | 2    |     |      | V     |
| EN Input Logic Low Voltage          |  |      |     | 0.8  | V     |
| FLAG Output Logic Low Voltage       | I <sub>SINK</sub> =5mA   |      |     | 0.4  | V     |
| FLAG Output High Leakage<br>Current | V <sub>IN</sub> =V <sub>FLAG</sub> =5.5V                               |      |     | 1    | μA    |
| Thermal Shutdown                    |  |      | 140 |      | °C    |
| Thermal Shutdown Hysteresis         |  |      | 20  |      | °C    |
| V <sub>OUT</sub> Rising Time, Tr    | $V_{IN}$ =5.5V, C <sub>L</sub> =1µF, R <sub>L</sub> =11Ω               |      | 0.9 |      | ms    |
|                                     | $V_{IN}$ =2.7V, C <sub>L</sub> =1µF, R <sub>L</sub> =11Ω               |      | 1.7 |      | ms    |
| V <sub>OUT</sub> Falling Time, Tf   | $V_{IN}$ =5.5V, C <sub>L</sub> =1µF, R <sub>L</sub> =11Ω               |      |     | 0.5  | ms    |
| -                                   | $V_{IN}$ =2.7V, C <sub>L</sub> =1 $\mu$ F, R <sub>L</sub> =11 $\Omega$ |      |     | 0.5  | ms    |
| Turn On Time, Ton                   | $C_L=100\mu F, R_L=11\Omega$   |      |     | 3    | ms    |
| Turn Off Time, Toff                 | $C_L$ =100µF, $R_L$ =11 $\Omega$                                       |      |     | 10   | ms    |
| FLAG Deglitch Time                  |  | 4    | 8   | 15   | ms    |
| ENx Input Leakage                   |  |      | 1   |      | μA    |
| Reverse Leakage Current             | OUTX=5.5V, IN=GND  |      | 0.2 |      | μA    |

Notes:

4) Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.





## **PIN FUNCTIONS**

### MP6231/MP6232

| SOIC8<br>SOIC8E<br>MSOP8E | Name  | Description  |
|---------------------------|-------|--|
| 1                         | GND   | Ground.  |
| 2                         | IN    | Input Voltage. Accepts 2.7V to 5.5V input.                   |
| 3                         | EN1   | Active Low: (MP6232), Active High: (MP6231)                  |
| 4                         | EN2   | Active Low: (MP6232), Active High: (MP6231)                  |
| 5                         | FLAG2 | IN-to-OUT2 Over-current, active-low output flag. Open-Drain. |
| 6                         | OUT2  | IN-to-OUT2 Power-Distribution Switch Output.                 |
| 7                         | OUT1  | IN-to-OUT1 Power-Distribution Switch Output                  |
| 8                         | FLAG1 | IN-to-OUT1 Over-current, active-low output flag. Open-Drain. |

# **TYPICAL PERFORMANCE CHARACTERISTICS**








# **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_{IN}$ =5.5V,  $C_L$  = 1 $\mu$ F,  $T_A$  = +25 $^{\circ}$ C, unless otherwise noted.





# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$ =5.5V,  $C_L$  = 1 $\mu$ F,  $T_A$  = +25 $^{\circ}$ C, unless otherwise noted.





# FUNCTION BLOCK DIAGRAM




Figure 2—Functional Block Diagram

### **DETAILED DESCRIPTION**

### **Over Current**

When the load exceeds trip current (minimum threshold current triggering constant-current mode) or a short is present, MP6231/MP6232 switches into to a constant-current mode (current limit value). MP6231/MP6232 will be shutdown only if the overcurrent condition stays long enough to trigger thermal protection.

Trigger overcurrent protection for different overload conditions occurring in applications:

- The output has been shorted or overloaded before the device is enabled or input applied. MP6231/MP6232 detects the short or overload and immediately switches into a constant-current mode.
- 2) A short or an overload occurs after the device is enabled. After the current-limit circuit has been tripped (reached the trip current threshold), the device switches into constantcurrent mode. However, high current may flow for a short period of time before the current-limit circuit can react.

3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the trip current threshold is reached or until the thermal limit of the device is exceeded. The MP6231/MP6232 is capable of delivering current up to the trip current threshold without damaging the device. Once the trip threshold has been reached, the device switches into its constant-current mode.

### **Flag Response**

The FLAG pin is an open drain configuration. This FAULT will report a fail mode after an 8ms deglitch timeout. This is used to ensure that no false fault signals are reported. This internal deglitch circuit eliminates the need for extend components. The FLAG pin is not deglitched during an over temp. or a voltage lockout.



### **Thermal Protection**

The purpose of thermal protection is to prevent damage in the IC by allowing exceptive current to flow and heating the junction. The die temp. is internally monitored until the thermal limit is reached. Once this temp. is reached, the switch will turn off and allow the chip to cool. The switch has a built-in hysteresis.

### Under-voltage Lockout (UVLO)

This circuit is used to monitor the input voltage to ensure that the MP6231/MP6232 is operating correctly. This UVLO circuit also ensures that there is no operation until the input voltage reaches the minimum spec.

#### Enable


The logic pin disables the chip to reduce the supply current. The device will operate once the enable signal reaches the appropriate level. The input is compatible with both COMS and TTL.



# **APPLICATION INFORMATION**

### **Power-Supply Considerations**

Over  $10\mu$ F capacitor between IN and GND is recommended. This precaution reduces powersupply transients that may cause ringing on the input and improves the immunity of the device to short-circuit transients. In order to achieve smaller output load transient, placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy.





DUAL-CHANNEL






# **PACKAGE INFORMATION**








BOTTOM VIEW



### FRONT VIEW







0.050(1.27)

**RECOMMENDED LAND PATTERN** 


#### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.


0.024(0.61)




### MSOP8E (EXPOSED PAD)









TOP VIEW




#### **RECOMMENDED LAND PATTERN**





#### SIDE VIEW



FRONT VIEW

### DETAIL "A"

#### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.