RENESAS

DATASHEET

FN7421 Rev.4.00

Oct 4, 2017

EL4340, EL4342

500MHz Triple Multiplexing Amplifiers

The <u>EL4340</u>, <u>EL4342</u> are fixed unity gain mux amps featuring high slew rates and excellent bandwidth for video switching. These devices feature a high impedance output state (HIZ) that enables the outputs of multiple devices to be wired together. A power-down mode (ENABLE) is included to turn off un-needed circuitry in power sensitive applications. The ENABLE pin, when pulled high, sets the EL4340, EL4342 into standby power mode - consuming just 18mW. An added feature in the EL4340 is a latch enable function (\overline{LE}) that allows independent logic control using a common logic bus.

Ordering Information

PART NUMBER (<u>Notes 1, 2, 3</u>)	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #			
EL4340IUZ	EL4340IUZ	24 Ld QSOP	MDP0040			
EL4342ILZA	4342ILZ 32 Ld 5x6 QFN		L32.5x6A			
EL4340IUZ-EVAL	Evaluation Board					
EL4342ILZA-EVAL	Evaluation Board					

NOTES:

- 1. Add "-T13" suffix for 2.5k unit or "-T7" suffix for 1k unit tape and reel options. Refer to <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pbfree material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), see product information page for <u>EL4340</u>, <u>EL4342</u>. For more information on MSL, refer to <u>TB363</u>.

Related Literature

- · For a full list of related documents, visit our website
 - EL4340, EL4342 product pages

Features

- Triple 2:1 and 4:1 multiplexers for RGB
- Internally set gain-of-1
- High speed three-state outputs (HIZ)
- Power-down mode (ENABLE)
- · Latch enable (EL4340)
- ±5V operation
- ±870 V/µs slew rate
- 500MHz bandwidth
- Typical supply currents 10mA/ch (EL4340) and 15.3mA/ch (EL4342)
- Pb-free (RoHS compliant)

Applications

- HDTV/DTV analog inputs
- Video projectors
- Computer monitors
- Set-top boxes
- Security video
- Broadcast video equipment


TABLE 1. CHANNEL SELECT LOGIC TABLE EL4340

S0	ENABLE	HIZ	LE	OUTPUT
0	0	0	0	INO (A, B, C)
1	0	0	0	IN1 (A, B, C)
х	1	х	х	Power-down
х	0	1	х	High Z
X	0	0	1	Last S0 State Preserved


TABLE 2. CHANNEL SELECT LOGIC TABLE EL4342

S1	S 0	ENABLE	HIZ	OUTPUT
0	0	0	0	INO (A, B, C)
0	1	0	0	IN1 (A, B, C)
1	0	0	0	IN2 (A, B, C)
1	1	0	0	IN3 (A, B, C)
X	x	1	x	Power-down
х	х	0	1	High Z


Pin Configurations



LATCHED ON HIGH LE NIC = NO INTERNAL CONNECTION



THERMAL PAD INTERNALLY CONNECTED TO V-. PAD MUST BE TIED TO V-NIC = NO INTERNAL CONNECTION



A LOGIC HIGH ON LE WILL LATCH THE LAST S0 STATE. THI<u>S LOGIC</u> STATE IS PRESERVED WHEN CYCLING HIZ OR ENABLE FUNCTIONS.






FIGURE 2. FUNCTIONAL DIAGRAM EL4342



Pin Descriptions

EL4342 (32 Ld QFN)	EL4340 (24 Ld QSOP)	PIN NAME	EQUIVALENT CIRCUIT			
1	8	IN1A	Circuit 1	Channel 1 input for output amplifier "A"		
2, 4, 8, 13, 15, 24, 28, 30	4, 7, 9, 13, 15, 24	NIC		Not Internally Connected; it is recommended these pins be tied to ground to minimize crosstalk.		
3	10	IN1B	Circuit 1	Channel 1 input for output amplifier "B"		
5	12	IN1C	Circuit 1	Channel 1 input for output amplifier "C"		
6	5	GNDB	Circuit 4	Ground pin for output amplifier "B"		
7	NA	IN2A	Circuit 1	Channel 2 input for output amplifier "A"		
9	NA	IN2B	Circuit 1	Channel 2 input for output amplifier "B"		
10	NA	IN2C	Circuit 1	Channel 2 input for output amplifier "C"		
11	11	GNDC	Circuit 4	Ground pin for output amplifier "C"		
12	NA	IN3A	Circuit 1	Channel 3 input for output amplifier "A"		
14	NA	IN3B	Circuit 1	Channel 3 input for output amplifier "B"		
16	NA	IN3C	Circuit 1	Channel 3 input for output amplifier "C"		
17	NA	S1	Circuit 2	Channel selection pin MSB (binary logic code)		
18	14	S0	Circuit 2	Channel selection pin. LSB (binary logic code)		
19	17	OUTC	Circuit 3	Output of amplifier "C"		
20	18	OUTB	Circuit 3	Output of amplifier "B"		
21	16	V-	Circuit 4	Negative power supply		
22	20	OUTA	Circuit 3	Output of amplifier "A"		
23	19	V+	Circuit 4	Positive power supply		
25	22	ENABLE	Circuit 2	Device enable (active low). Internal pull-down resistor ensures the device will be active w no connection to this pin. A logic High on this pin puts device into power-down mode. In power-down mode only logic circuitry is active. All logic states are preserved post power-down. This state is not recommended for logic control where more than one MUX-amp share the same video output line.		
-	23	LE	Circuit 2	Device latch enable on the EL4340. A logic high on $\overline{\text{LE}}$ will latch the last (S0, S1) logic state HIZ and $\overline{\text{ENABLE}}$ functions are not latched with the $\overline{\text{LE}}$ pin.		
26	21	HIZ	Circuit 2	Output disable (active high). Internal pull-down resistor ensures the device will be active with no connection to this pin. A logic high, puts the outputs in a high impedance state. L this state to control logic when more than one MUX-amp share the same video output li		
27	6	INOC	Circuit 1	Channel 0 for output amplifier "C"		
29	3	INOB	Circuit 1	Channel 0 for output amplifier "B"		
31	1	INOA	Circuit 1	Channel 0 for output amplifier "A"		
32	2	GNDA	Circuit 4	Ground pin for output amplifier "A"		
		V+ V- 1	LOG	GIC PIN 21k + 1.2V GND 33k - CIRCUIT 2 CIRCUIT 2 CIRCUIT 3		
	GNI GNI GNI		- 4 1	THERMAL HEAT SINK PAD PACITIVELY UPLED UPLED SUBSTRATE		



Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage (V+ to V-) 11V
Input Voltage
Supply Turn-On Slew Rate $\ldots \ldots 1 V/\mu s$
Digital & Analog Input Current (<u>Note 6</u>) 50mA
Output Current (Continuous) 50mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7)2500V
Machine Model

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θjc (°C∕W)
32 Ld QFN Package (<u>Notes 4, 5</u>)	35	1.3 to 8
24 Ld QSOP Package (<u>Note 4</u>)	88	N/A
Storage Temperature Range		65°C to +150°C
Ambient Operating Temperature		40°C to +85°C
Operating Junction Temperature		40°C to +125°C
Power Dissipation		See Curves
Pb-free reflow profile		see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. Refer to <u>TB379</u>.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V+ = +5V, V- = -5V, GND = 0V, T_A = +25 °C, Input Video = $1V_{P-P}$ and R_L = 500 Ω to GND, C_L = 5pF unless

otherwise specified.


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
Enabled Supply Current (EL4340)	+I _S Enabled	No load, V _{IN} = OV, Enable Low	21.5	30	34	mA
Enabled Supply Current (EL4342)			39	46	50	mA
Enabled Supply Current (EL4340)	-I _S Enabled	No load, V _{IN} = OV, Enable Low	-32	-30	-21	mA
Enabled Supply Current (EL4342)			-48	-46	-36.5	mA
Disabled Supply Current (EL4340)	+I _S Disabled	No load, V _{IN} = OV, Enable High	1.75	2.8	4.2	mA
Disabled Supply Current (EL4342)		No load, V _{IN} = OV, Enable High	3	3.5	4	mA
Disabled Supply Current	-I _S Disabled	No load, V _{IN} = OV, Enable High		10	100	μA
Positive and Negative Output Swing	V _{OUT}	$V_{IN} = \pm 3.5 V, R_{L} = 500 \Omega$	±3.1	±3.4		V
Output Current	Голт	$R_L = 10\Omega$ to GND	±80	±135		mA
Output Offset Voltage (EL4340)	V _{OS}		-15	7	+15	mV
Output Offset Voltage (EL4342)	V _{OS}		-10		+10	mV
Input Bias Current	lb	V _{IN} = OV	-0.5	-2	-3	μA
HIZ Output Resistance	R _{OUT}	HIZ = Logic High		1.4		MΩ
Enabled Output Resistance	R _{OUT}	HIZ = Logic Low		0.2		Ω
Input Resistance	R _{IN}	V _{IN} = ±3.5V		10		MΩ
Voltage Gain	A _{CL} or A _V	$V_{IN} = \pm 1.5V, R_{L} = 500\Omega$	0.98	0.99	1.02	V/V
Output Current in Three-State	I _{TRI}	V _{OUT} = OV	8	15	22	μA
LOGIC	L.					
Input High Voltage (Logic Inputs)	VIH		2			V
Input Low Voltage (Logic Inputs)	V _{IL}				0.8	V
Input High Current (Logic Inputs)	Чн	V _H = 5V	215	270	340	μA
Input Low Current (Logic Inputs)	Ι _{ΙL}	V _L = OV		2	3	μA
AC GENERAL			4	•	•	
0.1% Settling Time	t _S	Step = 1V		10		ns
Power Supply Rejection Ratio	PSRR (EL4340)	DC, PSRR V+ and V- combined	52	72		dB
Power Supply Rejection Ratio	PSRR (EL4342)	DC, PSRR V+ and V- combined	52	56		dB




Electrical Specifications V + = +5V, V - = -5V, GND = 0V, $T_A = +25$ °C, Input Video = $1V_{P-P}$ and $R_L = 500\Omega$ to GND, $C_L = 5pF$ unless otherwise specified. (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Channel Isolation	ISO	f = 10MHz, Ch-Ch X-Talk and Off-Isolation, $C_L = 1.5pF$		75		dB
Differential Gain Error	dG	NTC-7, RL = 150, C _L = 1.5pF		0.02		%
Differential Phase Error	dP	NTC-7, RL = 150, C _L = 1.5pF		0.02		٥
-3dB Bandwidth	BW	C _L = 1.5pF		500		MHz
0.1dB Bandwidth	FBW	C _L = 1.5pF		60		MHz
0.1dB Bandwidth		C _L = 4.7pF		120		MHz
Slew Rate	SR	25% to 75%, R _L = 150Ω, Input Enabled, C _L = 1.5pF	25% to 75%, R _L = 150Ω, Input Enabled,			V/µs
SWITCHING CHARACTERISTICS			1	1	I	
Channel-to-Channel Switching Glitch	V _{GLITCH}	$V_{IN} = OV, C_L = 1.5 pF$		40		mV _{P-P}
Enable Switching Glitch	EL4340	$V_{IN} = OV C_L = 1.5 pF$		300		mV _{P-P}
HIZ Switching Glitch	EL4340	$V_{IN} = 0V C_L = 1.5 pF$		200		mV _{P-P}
Channel-to-Channel Switching Glitch	V _{GLITCH}	GLITCH V _{IN} = OV C _L = 1.5pF		20		mV _{P-P}
Enable Switching Glitch	EL4342	$V_{IN} = OV C_L = 1.5 pF$		200		mV _{P-P}
HIZ Switching Glitch	EL4342	$V_{IN} = 0V C_L = 1.5 pF$		200		mV _{P-P}
Channel Switching Time Low to High	^t sw-L-H	1.2V logic threshold to 10% movement of analog output		18		ns
Channel Switching Time High to Low	^t sw-H-L	1.2V logic threshold to 10% movement of analog output		20		ns
Rise and Fall Time	tr, tf	10% to 90%		1.1		ns
Propagation Delay	tpd	10% to 10%		0.9		ns
Latch Enable Hold time (EL4340 only)	tLH	IE = 0		10		ns

Typical Performance Curves $V_{S} = \pm 5V$, $R_{L} = 500\Omega$ to GND, $T_{A} = +25$ °C, unless otherwise specified.







Typical Performance Curves $V_{s} = \pm 5V$, $R_{L} = 500\Omega$ to GND, $T_{A} = +25$ °C, unless otherwise specified. (Continued)




FIGURE 5. 0.1dB GAIN vs FREQUENCY




FIGURE 7. EL4340 TRANSIENT RESPONSE






FIGURE 9. EL4340 CROSSTALK AND OFF-ISOLATION










FIGURE 10. EL4342 CROSSTALK AND OFF-ISOLATION



Typical Performance Curves $V_{S} = \pm 5V$, $R_{L} = 500\Omega$ to GND, $T_{A} = +25^{\circ}C$, unless otherwise specified. (Continued)




FIGURE 11. EL4340 PSRR CHANNELS A, B, C





FIGURE 13. CHANNEL TO CHANNEL SWITCHING GLITCH $V_{\mbox{\scriptsize IN}}$ = 0V








FIGURE 12. EL4342 PSRR CHANNELS A, B, C





FIGURE 14. CHANNEL TO CHANNEL TRANSIENT RESPONSE $V_{IN} = 1V$





Typical Performance Curves $V_{S} = \pm 5V$, $R_{L} = 500\Omega$ to GND, $T_{A} = +25$ °C, unless otherwise specified. (Continued)




FIGURE 17. HIZ SWITCHING GLITCH $V_{IN} = 0V$




FIGURE 18. HIZ TRANSIENT RESPONSE VIN = 1V

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD-QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5






FIGURE 20. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 19. INPUT NOISE vs FREQUENCY (OUTPUT A, B, C)




FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE



AC Test Circuits




FIGURE 22A. TEST CIRCUIT WITH OPTIMAL OUTPUT LOAD




FIGURE 22B. TEST CIRCUIT FOR MEASURING WITH 50Ω OR 75Ω INPUT TERMINATED EQUIPMENT




FIGURE 22C. BACKLOADED TEST CIRCUIT FOR VIDEO CABLE APPLICATION. BANDWIDTH AND LINEARITY FOR RL LESS THAN 500 Ω WILL BE DEGRADED.

FIGURE 22. TEST CIRCUITS

Figure 22A illustrates the optimum output load for testing AC performance. Figure 22B illustrates the optimun output load when connecting to 50Ω input terminated equipment.

Application Information

General

The EL4340, EL4342 triple 2:1 and 4:1 MUX amps are ideal as the matrix element of high performance switchers and routers. Key features include buffered high impedance analog inputs and excellent AC performance at output loads down to 150Ω for

video cable-driving. The unity-gain current feedback output amplifiers are stable operating into capacitive loads and bandwidth is optimized with a load of 5pF in parallel with a 500 Ω . Total output capacitance can be split between the PCB capacitance and an external load capacitor.

Ground Connections

For the best isolation and crosstalk rejection, all GND pins and NIC pins must connect to the GND plane.

Control Signals


S0, S1, ENABLE, $\overline{\text{LE}}$, HIZ - These are binary coded, TTL/CMOS compatible control inputs. The S0, S1 pins select the inputs. All three amplifiers are switched simultaneously from their respective inputs. The ENABLE, $\overline{\text{LE}}$, HIZ pins are used to disable the part to save power, latch in the last logic state and three-state the output amplifiers, respectively. For control signal rise and fall times less than 10ns the use of termination resistors close to the part will minimize transients coupled to the output.

Power-UP Considerations

The ESD protection circuits use internal diodes from all pins the V+ and V- supplies. In addition, a dV/dT- triggered clamp is connected between the V+ and V- pins, as shown in the Equivalent Circuits 1 through 4 section of the Pin Description table. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of $1V/\mu$ s. Damaging currents can flow for power supply rates-of-rise in excess of $1V/\mu$ s, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the V+ and V- pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from V+ to ground and V- to ground (Figure 23) will shunt damaging currents away from the internal V+ and V- ESD diodes in the event that the V+ supply is applied to the device before the V- supply.

If positive voltages are applied to the logic or analog video input pins before V+ is applied, current will flow through the internal ESD diodes to the V+ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to V+, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than V+.





HIZ State

An internal pull-down resistor ensures the device will be active with no connection to the HIZ pin. The HIZ state is established within approximately 15ns (Figure 18 on page 8) by placing a logic high (>2V) on the HIZ pin. If the HIZ state is selected, the output is a high impedance 1.4M Ω with approximately 1.5pF in parallel with a 10 μ A bias current from the output. Use this state when more than one mux shares a common output.

In the HIZ state the output is three-stated, and maintains its high Z even in the presence of high slew rates. The supply current during this state is same as the active state.

ENABLE and Power-Down States

The enable pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the ENABLE pin. The Power-down state is established within approximately 80ns (Figure 16 on page 7), if a logic high (>2V) is placed on the ENABLE pin. In the Power-down state, the output has no leakage but has a large variable capacitance (on the order of 15pF), and is capable of being back-driven. Under this condition, large incoming slew rates can cause fault currents of tens of mA. Do not use this state as a high impedance output when several MUX amps share the same output line.

LE State

The EL4340 is equipped with a Latch Enable pin. A logic high (>2V) on the $\overline{\text{LE}}$ pin latches the last logic state. This logic state is preserved when cycling HIZ or ENABLE functions.

Limiting the Output Current

No output short-circuit current limit exists on these parts. All applications need to limit the output current to less than 50mA. Adequate thermal heat sinking of the parts is also required.

Application Example

Figure 24 on page 11 illustrates the use of the EL4342, two ISL84517 SPST switches, and one NC7ST00P5X NAND gate to mux 3 different component video signals and one RGB video signal. The SPDT switches provide the sync signal for the RGB video and disconnects the sync signal for the component signal.

PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided.
 PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1ns or less. High

frequency performance may be degraded for traces greater than one inch, unless strip line are used.

- Match channel-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (for example, no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of two power supply de-coupling capacitors are recommended (1000pF, $0.01\mu F)$ as close to the devices as possible Avoid vias between the cap and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.
- The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.


The QFN Package Requires Additional PCB Layout Rules for the Thermal Pad

The thermal pad is electrically connected to V- supply through the high resistance IC substrate. Its primary function is to provide heat sinking for the IC. However, because of the connection to the V- supply through the substrate, the thermal pad must be tied to the V- supply to prevent unwanted current flow to the thermal pad. Do **not** tie this pin to GND as this could result in large back biased currents flowing between GND and V-. The EL4342 uses the package with pad dimensions of D2 = 2.48mm and E2 = 3.4mm.

Maximum AC performance is achieved if the thermal pad is attached to a dedicated de-coupled layer in a multi-layered PC board. In cases where a dedicated layer is not possible, AC performance may be reduced at upper frequencies.

The thermal pad requirements are proportional to power dissipation and ambient temperature. A dedicated layer eliminates the need for individual thermal pad area. When a dedicated layer is not possible a 1" x 1" pad area is sufficient for the EL4342 that is dissipating 0.5W in +50 °C ambient. Pad area requirements should be evaluated on a case by case basis.





EL4340, EL4342

FN7421 Rev.4.00 Oct 4, 2017

RENESAS

Page 11 of 14

Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.

DATE	REVISION	CHANGE
Oct 4, 2017	FN7421.4	Applied new header/footer and formatting. Updated Related Literature section Moved Pin descriptions after Pin Configurations. Updated the following specifications in the EC table: +IS Enabled: changed min spec from 26mA to 21.5mA -IS Enabled: changed max spec from -24mA to -21mA +IS Disable Current: changed min spec from 2.3mA to 1.75mA and max spec from 3.3mA to 4.2mA Input Hi Current (I _{IH}): changed max spec from 320µA to 340µA Input Bias Currents: changed min spec from -1µA to -0.5µA Added Revision History and About Intersil sections.

Please visit our website to make sure you have the latest revision.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets. For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary.

You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2005-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

FN7421 Rev.4.00 Oct 4, 2017




Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)









L32.5x6A (One of 10 Packages in MDP0046) 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220)

		MILLIMETERS				
SYMBOL	MIN	MIN NOMINAL MAX		NOTES		
А	0.80	0.90	1.00	-		
A1	0.00	0.02	0.05	-		
D		5.00 BSC		-		
D2		2.48 REF		-		
E		-				
E2		-				
L	0.45	-				
b	0.17	0.22	0.27	-		
с		0.20 REF				
е		-				
N		4				
ND		6				
NE		9 REF		5		

NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.


Rev 1 2/09


- 2. Tiebar view shown is a non-functional feature.
- 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown.
- 4. N is the total number of terminals on the device.
- 5. NE is the number of terminals on the "E" side of the package (or Y-direction).
- 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE.
- 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.


For the most recent package outline drawing, see L32.5x6A.




Quarter Size Outline Plastic Packages Family (QSOP)









MDP0040 QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
А	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
Ν	16	24	28	Reference	-

NOTES:

Rev. F 2/07

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M-1994.

For the most recent package outline drawing, see <u>MDP0040</u>.

