## onsemi

## Isolated High Current IGBT Gate Driver NCD57001F

NCD57001F is a variant of NCD57001 with reduced Soft-Turn-Off time suited to drive large IGBTs or power modules. NCD57001F is a high-current single channel IGBT driver with internal galvanic isolation, designed for high system efficiency and reliability in high power applications. Its features include complementary inputs, open drain FAULT and Ready outputs, active Miller clamp, accurate UVLOs, DESAT protection, and soft turn-off at DESAT. NCD57001F accommodates both 5 V and 3.3 V signals on the input side and wide bias voltage range on the driver side including negative voltage capability. NCD57001F provides >5 kVrms (UL1577 rating) galvanic isolation and >1200  $V_{iorm}$  (working voltage) capabilities. NCD57001F is available in the wide-body SOIC-16 package with guaranteed 8 mm creepage distance between input and output to fulfill reinforced safety insulation requirements.

#### Features


- High Current Output (+4/-6 A) at IGBT Miller Plateau Voltages
- Low Output Impedance for Enhanced IGBT Driving
- Short Propagation Delays with Accurate Matching
- Active Miller Clamp to Prevent Spurious Gate Turn-on
- DESAT Protection with Programmable Delay
- Typ 550 ns Soft Turn Off during IGBT Short Circuit
- IGBT Gate Clamping during Short Circuit
- IGBT Gate Active Pull Down
- Tight UVLO Thresholds for Bias Flexibility
- Wide Bias Voltage Range including Negative VEE2
- 3.3 V to 5 V Input Supply Voltage
- 5000 V Galvanic Isolation (to meet UL1577 requirements)
- 1200 V Working Voltage (per VDE0884-10 requirements)
- High transient immunity
- High electromagnetic immunity
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant


#### **Typical Applications**

- Automotive Power Supplies
- HEV/EV Powertrain
- BSG Inverter
- PTC Heater



SOIC-16 WB CASE 751G-03





#### ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.




Figure 1. Simplified Block Diagram




Figure 2. Simplified Application Schematics

#### Table 1. PIN FUNCTION DESCRIPTION

Pin Name	No.	I/O	Description
V <sub>EE2A</sub>	1	Power	Output side negative power supply. A good quality bypassing capacitor is required from these pins to GND2 and should be placed close to the pins for
V <sub>EE2</sub>	8		best results. Connect it to GND2 for unipolar supply application.
DESAT	2	I/O	Input for detecting the desaturation of IGBT due to a short circuit condition. An internal constant current source $I_{DESAT-CHG}$ charging an external capacitor connected to this pin allows a programmable blanking delay every ON cycle before DESAT fault is processed, thus preventing false triggering. When the DESAT voltage goes up and reaches $V_{DESAT-THR}$ , the output is driven low. Further, the FLT output is activated, please refer to Figure 5.
			A 5 $\mu s$ mute time apply to IN+ and IN– once DESAT occurs.
GND2	3	Power	Output side gate drive reference connecting to IGBT emitter or FET source.
N/C	4		Not connected.
V <sub>DD2</sub>	5	Power	Output side positive power supply. The operating range for this pin is from UVLO2 to its maximum allowed value. A good quality bypassing capacitor is required from this pin to GND2 and should be placed close to the pins for best results.
OUT	6	0	Driver output that provides the appropriate drive voltage and source/sink current to the IGBT/FET gate. OUT is actively pulled low during start-up and under Fault conditions.
CLAMP	7	I/O	Provides clamping for the IGBT/FET gate during the off period to protect it from parasitic turn-on. Its internal N FET is turned on when the voltage of this pin falls below $V_{EE2} + V_{CLAMP-THR}$ . It is to be tied directly to IGBT/FET gate with minimum trace length for best results.
GND1	9	Power	Input side ground reference.
	16	1	
IN+	10	I	Non inverted gate driver input. It is internally clamped to $V_{DD1}$ and has a pull-down resistor of 50 k $\Omega$ to ensure that output is low in the absence of an input signal. A minimum positive going pulse-width is required at IN+ before OUT responds.
IN–	11	I	Inverted gate driver input. It is internally clamped to V <sub>DD1</sub> and has a pull–up resistor of 50 k $\Omega$ to ensure that output is low in the absence of an input signal. A minimum negative going pulse–width is required at IN– before OUT responds.
RDY	12	0	Power good indication output, active high when $V_{DD2}$ is good. There is an internal 50 k $\Omega$ pull-up resistor connected to this pin. Multiple of them from different drivers can be "OR"ed together. If a low RDY event is triggered by UVLO2, the maximum low duration for RDY is 200 ns. OUT remains low when RDY is low. Short time delay may apply. See Figure 4 for details.
FLT	13	0	Fault output (active low) that allows communication to the main controller that the driver has encountered a desaturation condition and has deactivated the output.
RST	14	I	Reset input with an internal 50 k $\Omega$ pull–up resistor, active low to reset fault latch.
V <sub>DD1</sub>	15	Power	Input side power supply (3.3 V to 5 V).
		1	

#### SAFETY AND INSULATION RATINGS

Symbol	Parameter			Unit
	Installation Classifications per DIN VDE 0110/1.89	< 150 V <sub>RMS</sub>	I – IV	
	Table 1 Rated Mains Voltage	< 300 V <sub>RMS</sub>	I – IV	
		< 450 V <sub>RMS</sub>	I – IV	
		< 600 V <sub>RMS</sub>	I – IV	
		< 1000 V <sub>RMS</sub>	I – III	
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)		600	
	Climatic Classification		-	
	Polution Degree (DIN VDE 0110/1.89)	-		
V <sub>PR</sub>	Input-to-Output Test Voltage, Method b, V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test with tm = 1 s, Partial Discharge < 5 pC			V <sub>pk</sub>
	Input–to–Output Test Voltage, Method a, $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with tm = 10 s, Partial Discharge < 5 pC			V <sub>pk</sub>
VIORM	Maximum Repetitive Peak Voltage		1200	V <sub>pk</sub>
V <sub>IOWM</sub>	Maximum Working Insulation Voltage		870	V <sub>RMS</sub>
VIOTM	Highest Allowable Over Voltage		8400	V <sub>pk</sub>
E <sub>CR</sub>	External Creepage		8.0	mm
E <sub>CL</sub>	External Clearance		8.0	mm
DTI	Insulation Thickness		17.3	um
T <sub>Case</sub>	Safety Limit Values – Maximum Values in Failure; Case Temperature		150	°C
P <sub>S,INPUT</sub>	Safety Limit Values – Maximum Values in Failure; Input Power		36	mW
P <sub>S,OUTPUT</sub>	Safety Limit Values – Maximum Values in Failure; Output Power		1364	mW
R <sub>IO</sub>	Insulation Resistance at TS, V <sub>IO</sub> = 500 V		10 <sup>9</sup>	Ω

Parameter	Symbol	Minimum	Maximum	Unit
Supply voltage, input side	V <sub>DD1</sub> -GND1	-0.3	6	V
Positive Power Supply, output side	V <sub>DD2</sub> -GND2	-0.3	25	V
Negative Power Supply, output side	V <sub>EE2</sub> -GND2	-10	0.3	V
Differential Power Supply, output side	V <sub>DD2</sub> -V <sub>EE2</sub> (V <sub>MAX2</sub> )	0	25	V
Gate-driver output voltage	V <sub>OUT</sub>	V <sub>EE2</sub> - 0.3	V <sub>DD2</sub> + 0.3	V
Gate-driver output sourcing current (maximum pulse width = 10 $\mu$ s, maximum duty cycle = 0.2%, V <sub>MAX2</sub> = 20 V)	I <sub>PK-SRC</sub>		7.8	A
Gate-driver output sinking current (maximum pulse width = 10 $\mu$ s, maximum duty cycle = 0.2%, V <sub>MAX2</sub> = 20 V)	I <sub>PK-SNK</sub>		7.1	A
Clamp sinking current (maximum pulse width = 10 $\mu s,$ maximum duty cycle = 0.2%, V_{CLAMP} = 3 V)	I <sub>PK-CLAMP</sub>		2.5	A
Maximum Short Circuit Clamping Time (I <sub>OUT_CLAMP</sub> = 500 mA)	t <sub>CLP</sub>		10	μs
Voltage at IN+, IN-, RST, FLT, RDY	V <sub>LIM</sub> -GND1	-0.3	V <sub>DD1</sub> + 0.3	V
Output current of FLT, RDY	I <sub>LIM</sub> -GND1		10	mA
Desat Voltage	V <sub>DESAT</sub> -GND2	-0.3	V <sub>DD2</sub> + 0.3	V
Clamp Voltage	V <sub>CLAMP</sub> -GND2	V <sub>EE2</sub> - 0.3	V <sub>DD2</sub> + 0.3	V
Power Dissipation SOIC-16 wide package	PD			mW
Maximum Junction Temperature	TJ(max)	-40	150	°C
Storage Temperature Range	TSTG	-65	150	°C
ESD Capability, Human Body Model (Note 2)	ESDHBM		±2	kV
ESD Capability, Charged Device Model (Note 2)	ESDCDM		±2	kV
Moisture Sensitivity Level	MSL		1	-
Lead Temperature Soldering Reflow, Pb–Free Versions (Note 3)	T <sub>SLD</sub>		260	°C

#### Table 2. ABSOLUTE MAXIMUM RATINGS (Note 1) Over operating free-air temperature range unless otherwise noted

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114).

ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101).

Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78, 25°C. 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **Table 3. THERMAL CHARACTERISTICS**

Symbol	Parameter	Conditions	Value	Unit
Rja	Thermal Resistance,	100 mm <sup>2</sup> , 1 oz Copper, 1 Surface Layer	150	°C/W
	Junction-to-Air	650 mm <sup>2</sup> , 1 oz Copper, 2 Surface Layers and 2 Internal Power Plane Layers	84	

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

5. Values based on copper area of 100 mm<sup>2</sup> (or 0.16 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

#### Table 4. OPERATING RANGES (Note 6)

Parameter	Symbol	Min	Мах	Unit
Supply voltage, input side	V <sub>DD1</sub> -GND1	UVLO1	5.5	V
Positive Power Supply, output side	V <sub>DD2</sub> -GND2	UVLO2	24	V
Negative Power Supply, output side	V <sub>EE2</sub> -GND2	–10	0	V
Differential Power Supply, output side	V <sub>DD2</sub> -V <sub>EE2</sub> (V <sub>MAX2</sub> )	0	24	V
Low level input voltage at IN+, IN-, $\overline{RST}$	V <sub>IL</sub>	0	$0.3  imes V_{DD1}$	V
High level input voltage at IN+, IN-, RST	V <sub>IH</sub>	$0.7  imes V_{DD1}$	V <sub>DD1</sub>	V
Common Mode Transient Immunity (1500 V)	dV <sub>ISO</sub> /dt	100		kV/μs
Ambient Temperature	ТА	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

#### **ISOLATION CHARACTERISTICS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ISO,</sub> input-output	Input-Output Isolation Voltage	$T_{A}$ = 25°C, Relative Humidity < 50%, t = 1.0 minute, $I_{I-O}$ 10 A, 50 Hz (See Note 7, 8, 9)	5000	-	-	V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	V <sub>I-O</sub> = 500 V (See Note 7)	-	10 <sup>11</sup>	-	Ω

7. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together

 5,000 V<sub>RMS</sub> for 1-minute duration is equivalent to 6,000 V<sub>RMS</sub> for 1-second duration.
The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN VDE V 0884-11 Safety and Insulation Ratings Table

#### Table 5. ELECTRICAL CHARACTERISTICS (V<sub>DD1</sub> = 5 V, V<sub>DD2</sub> = 15 V, V<sub>EE2</sub> = -8 V.)

For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
VOLTAGE SUPPLY						
UVLO1 Output Enabled		V <sub>UVLO1-OUT-ON</sub>			3.0	V
UVLO1 Output Disabled		V <sub>UVLO1-OUT-OFF</sub>	2.4			V
UVLO1 Hysteresis		V <sub>UVLO1-HYST</sub>	0.125			V
UVLO2 Output Enabled		V <sub>UVLO2-OUT-ON</sub>	13.2	13.5	13.8	V
UVLO2 Output Disabled		V <sub>UVLO2-OUT-OFF</sub>	12.2	12.5	12.8	V
UVLO2 Hysteresis		V <sub>UVLO2-HYST</sub>		1		V
Input Supply Quiescent Current	IN+ = Low, IN- = Low	I <sub>DD1-0</sub>		1	2	mA
Output Low	$RDY = High, \overline{FLT} = High$					
Input Supply Quiescent Current	IN+ = High, IN- = Low	I <sub>DD1-100</sub>		4.8	6	mA
Output High	$RDY = High, \overline{FLT} = High$					
Output Positive Supply	IN+ = Low, IN- = Low	I <sub>DD2-0</sub>		3.3	4	mA
Quiescent Current, Output Low	RDY = High, FLT = High, no load					
Output Positive Supply Quiescent Current.	IN+ = High, IN- = Low	I <sub>DD2-100</sub>		4	5	mA
Output High	RDY = High, FLT = High, no load					
Output Negative Supply Quiescent Current, Output Low	IN+ = High, IN- = Low, no load	I <sub>EE2-0</sub>		0.4	2	mA
Output Negative Supply Quiescent Current, Output High	IN+ = High, IN- = Low, no load	I <sub>EE2-100</sub>		0.2	2	mA

#### Table 5. ELECTRICAL CHARACTERISTICS ( $V_{DD1}$ = 5 V, $V_{DD2}$ = 15 V, $V_{EE2}$ = -8 V.) (continued)

For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Мах	Unit
LOGIC INPUT AND OUTPUT						
IN+, IN–, <del>RST</del> Low Input Voltage		V <sub>IL</sub>			$0.3 \times V_{DD1}$	V
IN+, IN–, <del>RST</del> High Input Voltage		V <sub>IH</sub>	$0.7 \times V_{DD1}$			V
Input Hysteresis Voltage		V <sub>IN-HYST</sub>		0.15 × V <sub>DD1</sub>		V
IN–, <del>RST</del> Input current (50 kΩ pull–up resistor)	V <sub>IN-</sub> /V <sub>RST</sub> = 0 V	I <sub>IN-L</sub> , I <sub>RST-L</sub>		-100		μA
IN+ Input Current (50 kΩ pull–down resistor)	V <sub>IN+</sub> = 5 V	I <sub>IN+H</sub>		100		μA
RDY, $\overline{FLT}$ Pull–up Current (50 k $\Omega$ pull–up resistor)	V <sub>RDY</sub> /V <sub>FLT</sub> = Low	I <sub>RDY-L</sub> , I <sub>FLT-L</sub>		100		μA
RDY, FLT Low Level Output Voltage	I <sub>RDY</sub> /I <sub>FLT</sub> = 5 mA	V <sub>RDY-L</sub> , V <sub>FLT-L</sub>			0.3	V
Input Pulse Width of IN+, IN- for No Response at Output		t <sub>ON-MIN1</sub>			10	ns
Input Pulse Width of IN+, IN- for Guaranteed Response at Output		t <sub>ON-MIN2</sub>	30			ns
Pulse Width of RST for Resetting FLT		t <sub>RST-MIN</sub>	800			ns
DRIVER OUTPUT						
Output Low State	I <sub>SINK</sub> = 200 mA	V <sub>OUTL1</sub>		0.1	0.2	V
(V <sub>OUT</sub> – V <sub>EE2</sub> )	I <sub>SINK</sub> = 1.0 A, T <sub>A</sub> = 25°C	V <sub>OUTL3</sub>		0.5	0.8	
Output High State	I <sub>SRC</sub> = 200 mA	V <sub>OUTH1</sub>		0.3	0.5	V
(V <sub>DD2</sub> – V <sub>OUT</sub> )	I <sub>SRC</sub> = 1.0 A, T <sub>A</sub> = 25°C	V <sub>OUTH3</sub>		0.8	1	
Peak Driver Current, Sink (Note 10)	V <sub>OUT</sub> = 7.9 V	I <sub>PK-SNK1</sub>		7.1		A
Peak Driver Current, Source (Note 10)	V <sub>OUT</sub> = -5 V	I <sub>PK-SRC1</sub>		7.8		A
MILLER CLAMP						
Clamp Voltage	$I_{CLAMP}$ = 2.5 A, $T_A$ = 25°C	V <sub>CLAMP</sub>		1.3	1.7	V
	$I_{CLAMP} = 2.5 \text{ A}, T_A = -40^{\circ}\text{C} \text{ to}$ 125°C				2.5	
Clamp Activation Threshold		V <sub>CLAMP-THR</sub>	1.5	2	2.5	V
GBT SHORT CIRCUIT CLAMPING	à					
Clamping Voltage (V <sub>OUT</sub> – V <sub>DD2</sub> )	IN+ = Low, IN- = High, I <sub>OUT</sub> = 500 mA (pulse test, t <sub>CLPmax</sub> = 10 μs)	V <sub>CLAMP-OUT</sub>		0.9	1	V
Clamping Voltage, Clamp (V <sub>CLAMP</sub> – V <sub>DD2</sub> )	IN+ = High, IN- = Low, I <sub>CLAMP-CLAMP</sub> = 500 mA (pulse test, t <sub>CLPmax</sub> = 10 μs)	V <sub>CLAMP</sub> -CLAMP		1.4	1.5	V
DESAT PROTECTION	•	•	•			
DESAT Threshold Voltage		V <sub>DESAT-THR</sub>	8.5	9	9.5	V
Blanking Charge Current	V <sub>DESAT</sub> = 7 V	IDESAT-CHG	0.45	0.5	0.55	mA

DESAT Threshold Voltage		V <sub>DESAT-THR</sub>	8.5	9	9.5	V
Blanking Charge Current	V <sub>DESAT</sub> = 7 V	I <sub>DESAT-CHG</sub>	0.45	0.5	0.55	mA
Blanking Discharge Current		I <sub>DESAT-DIS</sub>		50		mA

DYNAMIC CHARACTERISTIC

### Table 5. ELECTRICAL CHARACTERISTICS ( $V_{DD1}$ = 5 V, $V_{DD2}$ = 15 V, $V_{EE2}$ = -8 V.) (continued)

For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
DYNAMIC CHARACTERISTIC						
IN+, IN- to Output High Propagation Delay	$C_{LOAD}$ = 10 nF V <sub>IH</sub> to 10% of output change for PW > 150 ns. OUT and CLAMP pins are connected together	t <sub>PD-ON</sub>	40	60	90	ns
IN+, IN- to Output Low Propagation Delay	C <sub>LOAD</sub> = 10 nF V <sub>IL</sub> to 90% of output change for PW > 150 ns. OUT and CLAMP pins are connected together	t <sub>PD-OFF</sub>	40	66	90	ns
Propagation Delay Distortion	T <sub>A</sub> = 25°C, PW >150 ns	t <sub>DISTORT</sub>	-15	-6	15	ns
(= t <sub>PD-ON</sub> - t <sub>PD-OFF</sub> )	$T_A = -40^{\circ}C$ to 125°C, PW > 150 ns		-25		25	
Prop Delay Distortion between Parts	PW > 150 ns	<sup>t</sup> DISTORT_TOT	-30	0	30	ns
Rise Time (see Figure 3)	C <sub>LOAD</sub> = 1 nF, 10% to 90% of Output Change	<sup>t</sup> RISE		14		ns
Fall Time (see Figure 3)	C <sub>LOAD</sub> = 1 nF, 90% to 10% of Output Change	<sup>t</sup> FALL		19		ns
DESAT Leading Edge Blanking Time (See Figure 5)		t <sub>LEB</sub>		450		ns
DESAT Threshold Filtering Time (see Figure 5)		<sup>t</sup> FILTER		370		ns
Soft Turn Off Time (see Figure 5)	$C_{LOAD}$ = 10 nF, $R_G$ = 10 $\Omega.$ $V_{EE2}$ = 0 V	t <sub>STO</sub>		550		ns
	$C_{LOAD}$ = 10 nF, $R_{G}$ = 10 $\Omega$			750		
Delay after t <sub>FILTER</sub> to FLT		t <sub>FLT</sub>		450	1000	ns
Input Mute Time after t <sub>FILTER</sub>		t <sub>MUTE</sub>		5		μs
RST Rise to FLT Rise Delay		t <sub>RST</sub>		23	100	ns
RDY High to Output High Delays		t <sub>RDY10</sub>		55	100	ns
(see Figure 4)		t <sub>RDY20</sub>				
V <sub>UVLO2-OUT-OFF</sub> to RDY Low Delays (see Figure 4)		t <sub>RDY1F</sub>	6	8	15	μs
Delays (See Figure 4)		t <sub>RDY2F</sub>				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 10. Values based on design and/or characterization.





Figure 4. Simplified Block Diagram



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCD57001FDWR2G	SOIC-16 Wide Body (Pb-Free)	1,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **MECHANICAL CASE OUTLINE** PACKAGE DIMENSIONS

#### SOIC-16 WB CASE 751G ISSUE E SCALE 1:1 NOTES A DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 1. CONTROLLING DIMENSION: MILLIMETERS 2. 16 🗢 0.25@ B@ В DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. з. <u>A A A A</u> RRRR ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS. 4. MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE. 5. MILLIMETERS DIM MIN. MAX. H Н Α 2.35 2.65 h 8 45 0.25 A1 0.10 -16X B e DETAIL A в 0.35 0.49 0.2500 TAS BS END VIEW С 0.23 0.32 TOP VIEW D 10.15 10.45 7.40 7.60 Ε 1.27 BSC e 16X н 10.05 10.55 -L h 0.53 REF SEATIN **A1** 0.50 0.90 L SIDE VIEW М 0\* 7• DETAIL A 2X SCALE 0000|0000 GENERIC 11.00 **MARKING DIAGRAM\*** 1 16X 1.62 .27 XXXXXXXXXXXX PITCH XXXXXXXXXXXX RECOMMENDED AWLYYWWG MOUNTING FOOTPRINT H H Η 1 H Н XXXXX = Specific Device Code = Assembly Location А = Wafer Lot WL YY = Year ww = Work Week G = Pb-Free Package \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may

DOCUMENT NUMBER:	98ASB42567B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 WB		PAGE 1 OF 1		
the right to make changes without furthe purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	oducts for any particular		

or may not be present. Some products may

not follow the Generic Marking.

# DUSEM

DATE 08 OCT 2021

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales