Designer's™ Data Sheet

TMOS E-FET™ High Energy Power FET

N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



ON Semiconductor®

http://onsemi.com


TMOS POWER FET 10 AMPERES, 400 VOLTS

 $\mathbf{R}_{\mathsf{DS}(\mathsf{on})} = 0.55 \ \Omega$



TO-220AB CASE 221A-06 Style 5





MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	400	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V_{DGR}	400	Vdc
Gate-Source Voltage — Continuous — Non-repetitive	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D I _{DM}	10 40	Adc
Total Power Dissipation Derate above 25°C	P _D	125 1.0	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T_J < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C	W _{DSR(1)}	520	mJ
— T _J = 100°C		83	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSR(2)}	13	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} 1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	T _L 275	°C

⁽¹⁾ $V_{DD} = 50 \text{ V}$, $I_D = 10 \text{ A}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

⁽²⁾ Pulse Width and frequency is limited by T_J(max) and thermal response

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
FF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$			400	_	_	Vdc
Zero Gate Voltage Drain Current $ (V_{DS} = 400 \text{ V}, V_{GS} = 0) $ $ (V_{DS} = 320 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C}) $			_ _	_	0.25 1.0	mAdc
Gate-Body Leakage Current — For	ward (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	_	_	100	nAdc
Gate-Body Leakage Current — Re	verse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	_	_	100	nAdc
N CHARACTERISTICS*						
Gate Threshold Voltage $ (V_{DS} = V_{GS}, I_D = 0.25 \text{ mAdc}) $ $ (T_J = 125^{\circ}\text{C}) $			2.0 1.5	<u> </u>	4.0 3.5	Vdc
Static Drain-to-Source On-Resista	nce (V _{GS} = 10 Vdc, I _D = 5.0 A)	R _{DS(on)}	_	0.4	0.55	Ohms
Drain-to-Source On-Voltage (V_{GS} = 10 Vdc) (I_D = 5.0 A) (I_D = 2.5 A, T_J = 100°C)			_ _	₹ ^C	6.0 4.75	Vdc
Forward Transconductance (V _{DS} =	g _{FS}	4.0	<u>0~ ′</u>	_	mhos	
YNAMIC CHARACTERISTICS				7		
Input Capacitance		C _{iss}	- G	1570	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ f = 1.0 MHz)	C _{oss}	05	230	_	
Transfer Capacitance		C _{rss}		55	_	
WITCHING CHARACTERISTICS*		9 6	0,			
Turn-On Delay Time	5	t _{d(on)}	_	25	_	ns
Rise Time	$(V_{DD} = 200 \text{ V}, I_D \approx 10 \text{ A},$ $R_L = 20 \Omega, R_G = 9.1 \Omega,$	ţ,	_	37	_	
Turn-Off Delay Time	$V_{GS(on)} = 10 \text{ V}$	t _{d(off)}	_	75	_	
Fall Time		t _f	_	31	_	
Total Gate Charge		Q_g	_	46	63	nC
Gate-Source Charge	$(V_{DS} = 320 \text{ V}, I_D = 10 \text{ A}, V_{GS} = 10 \text{ V})$	Q_{gs}	_	10	_	
Gate-Drain Charge	AHISONA	Q _{gd}	_	23	_	
OURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On-Voltage	CO, CK,	V_{SD}	_	_	2.0	Vdc
Forward Turn-On Time	$(I_S = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s})$	t _{on}	_	**	_	ns
Reverse Recovery Time	SYON	t _{rr}	_	250	_	
TERNAL PACKAGE INDUCTANC						
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)				3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)				7.5		nH

^{*}Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS

^{**} Limited by circuit inductance.




Figure 1. On-Region Characteristics




Figure 3. Transfer Characteristics




Figure 5. On-Resistance versus Drain Current




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 4. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance Variation
With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area



The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}.$ The switching SOA shown in Figure 8 is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 12. Commutating Safe Operating Area (CSOA)

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Ayea (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{P2}50 va given commutation speed. It is applicable when wave from similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data


The time interval t_{frr} splie speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate devating of t_{FM} , peak t_{FM} or both. Ultimately test is imited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{FM} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.


 R_{GS} should be minimized during commutation. T_{J} has only a second order effect on CSOA.

Stray inductances, $L_{\rm i}$ in Motorola's test circuit are assumed to be practical minimums.



V_{ds(t)}

Figure 11. Commutating Waveforms



....

Figure 16. Capacitance Variation





Figure 17. Gate Charge versus Gate-To-Source Voltage





 V_{in} = 15 V_{pk} , PULSE WIDTH \leq 100 μ s, DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

PACKAGE DIMENSIONS

CASE 221A-06 ISSUE Y





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
T	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045	7 (-)	1.15		
Z		0.080		2.04	

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative