

#### <span id="page-0-0"></span>**FEATURES**

#### **HART-compliant fully integrated FSK modem 1200 Hz and 2200 Hz sinusoidal shift frequencies 115 µA maximum supply current in receive mode Suitable for intrinsically safe applications Integrated receive band-pass filter Minimal external components required Clocking optimized for various system configurations Ultralow power crystal oscillator (60 µA maximum) External CMOS clock source Precision internal oscillator [\(AD5700-1o](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf)nly) Buffered HART output—extra drive capability 8 kV HBM ESD rating**

**1.71 V to 5.5 V power supply 1.71 V to 5.5 V interface**

**−40°C to +125°C operation 4 mm × 4 mm LFCSP package HART physical layer compliant UART interface**

#### <span id="page-0-1"></span>**APPLICATIONS**

<span id="page-0-3"></span>**Field transmitters HART multiplexers PLC and DCS analog I/O modules HART network connectivity**

# Low Power HART Modem

# Data Sheet **[AD5700/](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf)**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf)1 are single-chip solutions, designed and specified to operate as a HART® FSK half-duplex modem, complying with the HART physical layer requirements. The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) integrateall of the necessary filtering, signal detection, modulating, demodulating and signal generation functions, thus requiring fewexternal components. The 0.5% precision internal oscillator on th[e AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) greatly reduces the board space requirements, making it ideal for line-powered applications in both master and slave configurations. The maximum supply current consumption is  $115 \mu A$ , making the AD5700/ [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) an optimal choiceforlowpowerloop-powered applications. Transmit waveforms are phase continuous 1200 Hz and 2200 Hz sinusoids. Th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) containaccurate carrier detect circuitry and use a standard UART interface.





#### **FUNCTIONAL BLOCK DIAGRAM**



<span id="page-0-4"></span>

#### **Rev. G [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5700_5700-1.pdf&product=AD5700%20AD5700-1&rev=G)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-910 6, U.S .A. Tel: 78 1.32 9.47 00 ©2012–2016 Analog Devices, Inc. All rights reserved. [Technica l Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

### TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**



#### **1/2014—Rev. E to Rev. F**



#### **10/2013—Rev. D to Rev. E**



#### **5/2013—Rev. C to Rev. D**

#### **2/2013—Rev. B to Rev. C**





#### **7/2012—Rev. A to Rev. B**



#### **4/2012—Rev. 0 to Rev. A**



#### **2/2012—Revision 0: Initial Version**

### <span id="page-2-0"></span>SPECIFICATIONS

 $V_{\text{CC}}$  = 1.71 V to 5.5 V, IOV $_{\text{CC}}$  = 1.71 V to 5.5 V, AGND = DGND, CLKOUT disabled, HART\_OUT with 5 nF load, internal and external receive filter, internal reference; all specifications are from −40°C to +125°C and relate to both A and B models, unless otherwise noted.

<span id="page-2-1"></span>

<span id="page-3-0"></span>

<sup>1</sup> Temperature range: −40°C to +125°C; typical at 25°C.

<sup>2</sup> Current consumption specifications are based on mean current values.

 $^3$  The demodulator and modulator currents are specified using an external clock. If using an external crystal oscillator, the crystal oscillator current specification must be added to the corresponding V<sub>CC</sub> and IOV<sub>CC</sub> demodulator/modulator current specification to obtain the total supply current required in this mode.

<sup>4</sup> The demodulator and modulator currents are specified using an external clock. If using the internal oscillator, the internal oscillator current specification must be added to the corresponding V<sub>CC</sub> and IOV<sub>CC</sub> demodulator/modulator current specification to obtain the total supply current required in this mode.

<sup>5</sup> Guaranteed by design and characterization, but not production tested.

<sup>6</sup> Specification set assuming a sinusoidal input signal containing preamble characters at the input and an ideal external filter (se[e Figure 23\)](#page-13-4).

<sup>7</sup> If the internal oscillator is not used, frequency accuracy is dependent on the accuracy of the crystal or clock source used.

### <span id="page-4-0"></span>**TIMING CHARACTERISTICS**

 $V_{\text{CC}}$  = 1.71 V to 5.5 V, IOV $_{\text{CC}}$  = 1.71 V to 5.5 V, T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.





<sup>1</sup> Specifications apply t[o AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) configured with internal or external receive filter.

<sup>2</sup> Bit time is the length of time to transfer one bit of data (1 bit time = 1/1200 Hz = 833.333 µs).

### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Transient currents of up to 100 mA do not cause SCR latch-up.

#### **Table 4.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-5-1"></span>**THERMAL RESISTANCE**

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### **Table 5. Thermal Resistance**



<sup>1</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with thermal vias. See JEDEC JESD51.

#### <span id="page-5-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

#### <span id="page-6-1"></span>**Table 6. Pin Function Descriptions**





### Data Sheet **AD5700/AD5700-1**

### <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS





<span id="page-8-1"></span>



<span id="page-8-2"></span>

<span id="page-8-3"></span>



Figure 6. Carrier Detect Off Timing

<span id="page-8-4"></span>

<span id="page-8-5"></span>Figure 7. Carrier Detect on When Switching from Transmit Mode to Receive Mode in the Presence of a Constant Valid Carrier



Figure 8. Supply Currents vs. Supply Voltage—External Reference



Figure 9. Supply Currents vs. Supply Voltage—Internal Reference







<span id="page-9-0"></span>Figure 11. Current in Tx Mode vs. Capacitive Load









Figure 14. Carrier Detect—Voltage vs. Current, 3.3 V

## Data Sheet **AD5700/AD5700-1**

<span id="page-10-1"></span><span id="page-10-0"></span>

### **AD5700/AD5700-1** Data Sheet Data S

### <span id="page-11-0"></span>**TERMINOLOGY**

#### $V_{CC}$  and  $IOV_{CC}$  Current Consumption

This specification gives a summation of the current consumption of both the  $V_{CC}$  and the  $IOV_{CC}$  supplies. [Figure 11](#page-9-0) shows separate measurements for  $V_{CC}$  and IOV<sub>CC</sub> currents vs. varying capacitive loads, in transmit mode.

#### **Load Regulation**

Load regulation is the change in reference output voltage due to a specified change in load current. It is expressed in ppm/µA.

#### **CD Assert**

The minimum value at which the carrier detect signal asserts is 85 mV p-p and the maximum value it asserts at is 110mV p-p. CD is already high (asserted) for HART input signals greater than 110 mV p-p. This specification was set assuming a sinusoidal input signal containing preamble characters at the input and an ideal external filter (see [Figure 23\)](#page-13-4).

#### **HART\_OUT Output Voltage**

This is the peak-to-peak HART\_OUT output voltage. The specification i[n Table 2](#page-2-1) was set using a worst-case load of 160  $\Omega$ , ac-coupled with a 2.2 µF capacito[r. Figure 17](#page-10-0) an[d Figure 18](#page-10-1) show HART\_OUT output voltages for both resistive and purely capacitive loads.

#### **Mark/Space Frequency**

A 1.2 kHz signal represents a digital 1, or mark, whereas a 2.2 kHz signal represents a 0, or space.

#### **Phase Continuity Error**

The DDS engine in this design inherently generates continuous phase signals, thus avoiding any output discontinuity when switching between frequencies. This attribute is desirable for signals that are to be transmitted over a band limited channel, because discontinuities in a signal introduce wideband frequency components. As the name suggests, for a signal to be continuous, the phase continuity error must be  $0^\circ$ .

### <span id="page-12-0"></span>THEORY OF OPERATION

Highway Addressable Remote Transducer (HART) Communication is the global standard for sending and receiving digital information across analog wires between smart field devices and control systems. This is a digital two-way communication system, in which a 1 mA p-p frequency shift keyed (FSK) signal is modulated on top of a 4 mA to 20 mA analog current signal. The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) are designed and specified to operate as a single-chip, low power, HART FSK half-duplex modem, complying with the HART physical layer requirements (Revision 8.1).

A single-chip solution, the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) not only integrate the modulation and demodulation functions, but also contain an internal reference, an integrated receive band-pass filter (which has the flexibility of being bypassed if required), and an internally buffered HART output, giving a high output drive capability and removing the need for external buffering. The [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) option also contains a precision internal RC oscillator. The block diagram i[n Figure 1](#page-0-4) shows a graphical illustration of how these circuit blocks are connected together. As a result of such extensive integration options, minimal external components are required. The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) are suitable for use in both HART field instrument and master configurations.

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) either transmit or receive 1.2 kHz and 2.2 kHz carrier signals. A 1.2 kHz signal represents a digital 1, or mark, whereas a 2.2 kHz signal represents a 0, or space. There are three main clocking configurations supported by these parts, two of which are available on th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf) option, whereas all three are available on th[e AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) device:

- External crystal
- CMOS clock input
- Internal RC oscillator [\(AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) only)

The device is controlled via a standard UART interface. The relevant signals are RTS, CD, TXD, and RXD (see [Table 6 f](#page-6-1)or more detail on individual pin descriptions).

#### <span id="page-12-1"></span>**FSK MODULATOR**

The modulator converts a bit stream of UART-encoded HART data at the TXD input to a sequence of 1200 Hz and 2200 Hz tones (see [Figure 19\)](#page-12-2). This sinusoidal signal is internally buffered and output on the HART\_OUT pin. The modulator is enabled by bringing the  $\overline{RTS}$  signal low.



<span id="page-12-2"></span>The modulator block contains a DDS engine that produces a 1.2 kHz or 2.2 kHz sine wave in digital form and then performs a digital-to-analog conversion. This DDS engine inherently generates continuous phase signals, thus avoiding any output discontinuity when switching between frequencies. For more information on DDS fundamentals, see [MT-085,](http://www.analog.com/MT-085?doc=AD5700_5700-1.pdf) Fundamentals of Direct Digital Synthesizers (DDS). [Figure 20](#page-12-3) demonstrates a simple implementation of this FSK encoding.

<span id="page-12-3"></span>

### **AD5700/AD5700-1** Data Sheet Data S

### <span id="page-13-0"></span>**CONNECTING TO HART\_OUT**

The HART\_OUT pin is dc biased to 0.75 V and should be capacitively coupled to the load. The current consumption specifications i[n Table 2 a](#page-2-1)re based on driving a 5 nF load. If the application requires a larger load value, more current is required. This value can be calculated from the following formula:

$$
I_{TOTAL} = I_{AD5700} + I_{LOAD RMS}
$$
  

$$
I_{LOAD RMS} = \frac{500 \text{ mV}}{4\sqrt{2} \times \sqrt{\left(\frac{1}{2\pi \times f \times C_{LOAD}}\right)^2 + R_{LOAD}^2}}
$$
(1)

where:

IAD5700 is the current drawn by the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) in transmit mode as per specifications (se[e Table 2\)](#page-2-1). Note that the specifications i[n Table 2 a](#page-2-1)ssume a  $5$  nF  $C<sub>LOAD</sub>$ . f is the output frequency  $(1.2$  kHz or  $2.2$  kHz). C<sub>LOAD</sub> is the capacitive load to ground on HART\_OUT.  $R_{LOAD}$  is the resistive load on the loop.

When driving a purely capacitive load, the load should be in the range of 5 nF to 52 nF. Se[e Figure 11](#page-9-0) for a typical plot of supply current vs. capacitive load.

#### **Example**

Assume use of an internal reference, and  $C_{\text{LOAD}} = 52$  nF.

 $I_{CC}$  +  $IOI_{CC}$  = 140 µA maximum (from Table 2 specification)

Note that this is incorporating a 5 nF load.

Therefore, to calculate the load current required to drive the extra 47 nF, use Equation 1.

Substituting  $f = 1200$  Hz,  $C_{LOAD} = 47$  nF, and  $R_{LOAD} = 0$  Ω into the formula results in  $I_{\text{LOAD}}$  of 31.3  $\mu$ A.

If using the crystal oscillator, this adds 60 µA maximum (see [Table 2 f](#page-2-1)or conditions).

Thus, the total worst-case current in this example is:

 $140 \mu A + 31.3 \mu A + 60 \mu A = 231.3 \mu A$ 

If driving a load with a resistive element, it is recommended to place a 22 nF capacitor to ground at the HART\_OUT pin. The load should be coupled with a 2.2 µF series capacitor. For low impedance devices, the R<sub>LOAD</sub> range is typically 230 Ω to 600 Ω.



<span id="page-13-3"></span>Figure 21[. AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) with Resistive Load at HART\_OUT

<span id="page-13-1"></span>

<span id="page-13-5"></span>When RTS is logic high, the modulator is disabled and the demodulator is enabled, that is, th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) are in receive mode. A high on CD indicates a valid carrier is detected. The demodulator accepts an FSK signal at the HART\_IN pin and restores the original modulated signal at the UART interface digital data output pin, RXD. The combination of the ADC, digital filtering and digital demodulation results in a highly accurate output on the RXD pin. The HART bit stream follows a standard UART frame with a start bit, 8-bit data, one parity, and a stop bit (see [Figure 22\)](#page-13-5).

#### <span id="page-13-2"></span>**CONNECTING TO HART\_IN OR ADC\_IP**

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) have two filter configuration options: an external filter (HART signal is applied to ACP\_IP) and an internal filter (HART signal is applied to HART\_IN).

The external filter configuration is shown i[n Figure 23.](#page-13-4) In this case, the HART signal is applied to the ADC\_IP pin through an external filter circuit. In safety critical applications, the AD5700/ [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) must be isolated from the high voltage of the loop supply. The recommended external band-pass filter includes a 150 kΩ resistor, which limits current to a sufficiently low level to adhere to intrinsic safety requirements. In this case, the input has higher transient voltage protection and should, therefore, not require additional protection circuitry, even in the most demanding of industrial environments. Assuming the use of a 1% accurate resistor and 10% accurate capacitor components, the calculated variation in CD trip voltage levels vs. the ideal is  $\pm$ 3.5 mV.



<span id="page-13-4"></span>Figure 23[. AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) with External Filter on ADC\_IP

The internal filter configuration is shown i[n Figure 24.](#page-14-2) This option is beneficial where cost or board space is a large concern because it removes the need for multiple external components. This configuration achieves an 8 kV ESD HBM rating but requires extra external protection circuitry for EMC and surge protection purposes if used in harsh industrial environments.



Figure 24[. AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) Using Internal Filter on HART\_IN

#### <span id="page-14-2"></span><span id="page-14-0"></span>**CLOCK CONFIGURATION**

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) support numerous clocking configurations to allow the optimal trade-off between cost and power:

- External crystal
- CMOS clock input
- Internal RC oscillator [\(AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) only)

The CLK\_CFG0, CLK\_CFG1, and XTAL\_EN pins configure the clock generation as shown i[n Table 7.](#page-15-3) The AD5700[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) can also provide a clock output at CLKOUT (for more details, see the CLKOUT section).

#### **External Crystal**

The typical connection for an external crystal (ABLS-3.6864MHZ-L4Q-T) is shown i[n Figure 25.](#page-14-3) To ensure minimum current consumption and to minimize stray capacitances, connections between the crystal, capacitors, and ground should be made as close to the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) as possible. Consult individual crystal vendors for recommended load information and crystal performance specifications.



Figure 25. Crystal Oscillator Connection

<span id="page-14-3"></span>The ABLS-3.6864MHZ-L4Q-T crystal oscillator data sheet recommended two 36 pF capacitors. Because the crystal current consumption is dominated by the load capacitance, in an effort to reduce the crystal current consumption, two 16 pF capacitors were used on the XTAL1 and XTAL2 pins. Th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) still functioned as expected, even with the resulting reduction in frequency performance from the crystal due to the smaller capacitance values. Crystals are available that support 16 pF capacitors. It is recommended to consult the relevant crystal manufacturers for this information.

#### **CMOS Clock Input**

A CMOS clock input can also be used to generate a clock for the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1.](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) To use this mode, connect an external clock source to the XTAL 1 pin, and leave XTAL2 open circuit (see [Figure 26\)](#page-14-4).



#### <span id="page-14-4"></span>**Internal Oscillator [\(AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) only)**

Consuming typically 218 µA, the low power, internal, 0.5 % precision RC oscillator, available only on th[eAD5700-1,](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) has an oscillation frequency of 1.2288 MHz. To use this mode, tie the XTAL1 pin to ground and leave the XTAL2 pin open circuit (see [Figure 27\)](#page-14-5).



Figure 27. Internal Oscillator Connection

#### <span id="page-14-5"></span><span id="page-14-1"></span>**CLKOUT**

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) can provide a clock output at CLKOUT (see [Table 7\)](#page-15-3).

- If using the crystal oscillator, this clock output can be configured as a 3.6864 MHz, 1.8432 MHz, or 1.2288MHz buffer clock.
- If using a CMOS clock, no clock output can be configured at the CLKOUT pin.
- If using the internal RC oscillator, this clock output is only available as a 1.2288 MHz buffer clock.

The amplitude of the clock output depends on the  $IOV_{CC}$  level; therefore, the clock output can be in the range of 1.71 V p-p to 5.5 V p-p. Enabling the clock output of the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) increases the current consumption of the device. This increase is due to the current required to drive any load at the CLKOUT pin, which should not be more than 30 pF.

This capacitance should be minimized to reduce current consumption and provide the clock with the cleanest edges. The additional current drawn from the  $IOV_{CC}$  supply can be calculated using the following equation:

$$
I = C \times V \times f
$$



#### <span id="page-15-3"></span>**Table 7. Clock Configuration Options**

#### <span id="page-15-0"></span>**SUPPLY CURRENT CALCULATIONS**

The  $V_{CC}$  and IOV<sub>CC</sub> current consumption specifications shown in [Table 2](#page-2-1) are derived using the internal reference and an external clock source. This specification is given for a maximum temperature of  $85^{\circ}$ C (115 µA receive current and 140 µA transmit current) and an extended maximum temperature of 125°C (179 µA receive current and 193 µA transmit current). Alternatively, if the external reference is preferred, (assuming a maximum temperature of 85°C), the receive and transmit supply current values become 118 µA and 129 µA respectively, including the current required by the external reference. A similar calculation can be done for the 125°C maximum temperature case.

If the crystal oscillator or internal oscillator is used,  $V_{CC}$  and IOV<sub>CC</sub> current consumption figures return to the 115  $\mu$ A receive current and 140 µA transmit current. However, the resultant current consumption from the crystal oscillator or internal oscillator must now be accounted for, 60 µA maximum additional current for the crystal oscillator, or 285 µA maximum additional current for the internal oscillator option. This gives a maximum current consumption of 175 µA in receive mode and 200 µA in transmit mode, when using the internal reference and the crystal oscillator. Utilizing the internal reference and the internal oscillator [\(AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) only) results in a total maximum current consumption of 400 µA for receive current and 425 µA for transmit current.

#### <span id="page-15-1"></span>**POWER-DOWN MODE**

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) can be placed into power-down mode by holding the RESET pin low. If using the internal reference, it is recommended to tie the REF\_EN pin to the RESET pin so that it is also powered down. If the reference is not powered down while RESET is low, the output voltage on the REF pin is approximately 1.7 V until RESET is brought high again.

In this mode, the receive, transmit, and oscillator circuits are all switched off, and the device consumes a typical current of 16µA.

#### <span id="page-15-2"></span>**FULL DUPLEX OPERATION**

Full duplex operation means that the modulator and demodulator of th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) are enabled at the same time. This is a powerful feature, enabling a self-test procedure of not only the HART device but also the complete signal path between the HART device and the host controller. This provides verification that the local communications loop is functional. Thisincreased level of system diagnostics is useful in production self-test and is advantageous in improving the application's safety integrity level(SIL) rating. The full duplex mode of operation is enabled by connecting the DUPLEX pin to logic high.

### <span id="page-16-1"></span><span id="page-16-0"></span>APPLICATIONS INFORMATION **SUPPLY DECOUPLING**

It is recommended to decouple the  $V_{CC}$  and  $IOV_{CC}$  supplies with 10 μF in parallel with 0.1 μF capacitors to ground. For many applications, 1 μF in parallel with 0.1 μF ceramic capacitors to ground should be sufficient. The REG\_CAP voltage of 1.8 V is used to supply the [AD5700/](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[AD5700-1 i](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf)nternal circuitry and is derived from the  $V_{CC}$  supply using a high efficiency clocking LDO. Decouple this REG\_CAP supply with a 1 μF ceramic capacitor to ground. It is also required to decouple the REF pin with a 1 μF ceramic capacitor to ground. Place decoupling capacitors as close to the relevant pins as possible.

For loop-powered applications, it is recommended to connect a resistance in series with the  $V_{CC}$  supply to minimize the effect of any noise, which may, depending on the system configuration, be introduced onto the loop as a result of current draw variations from the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1.](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) For typical applications, 470  $\Omega$  of resistance has proven most effective. However, depending on the application conditions, alternative values may also be acceptable (see R1 i[n Figure 31\)](#page-18-0).

#### <span id="page-16-2"></span>**TRANSIENT VOLTAGE PROTECTION**

Many industrial control applications have requirements for HART-enabled current input and output modules[. Figure 28](#page-16-3) 

shows an example of a HART-enabled current input module that contains transient voltage protection circuitry, which is very important in harsh industrial control environments.

The module is powered from a 24 V field supply, and the 250  $\Omega$ load is within the low impedance module itself. This configuration is in contrast t[o Figure 29,](#page-16-4) which demonstrates a secondary HART device, in which the load is outside of the module. For transient voltage protection, a 10 V unidirectional (for protection against positive high voltage transients) transient voltage suppressor (TVS) is placed at the connection point of the current input module. The TVS component that is used in a given application circuit must have power ratings that are appropriate to the individual system. When choosing the TVS, low leakage current is also an important specification for maintaining the accuracy of the analog current input. In the event of a transient spike, the 22  $\Omega$  series resistor acts as a current limiting resistor for the FSK output pin. The FSK input pin is inherently protected by the 150 k $\Omega$  resistor, which forms part of the recommended external filter circuitry at the FSK input. The voltage divider, made up of both a 75 k $\Omega$ resistor and a 22 k $\Omega$  resistor, is used to maintain a 0.75 V dc bias at the field side of the FSK output switch.

<span id="page-16-3"></span>

<span id="page-16-4"></span>Rev. G | Page 17 of 24

As previously mentione[d, Figure 29](#page-16-4) shows an example secondary HART device, incorporating two-stage protection circuitry. In this example, a bidirectional (for protection against both positive and negative high voltage transients) TVS is included to provide flexibility in the polarity of the connection points of the module. Because this module could be connected to any point on the current loop, the higher TVS rating was chosen. The lower rated second stage provides added protection for th[e AD5700/](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf) [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) device.

### <span id="page-17-0"></span>**TYPICAL CONNECTION DIAGRAMS**

[Figure 30](#page-17-1) shows a typical connection diagram for the [AD5700/](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf) [AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) using the external and internal options. See the [Connecting to HART\\_IN or ADC\\_IP](#page-13-2) section for more details.

The [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) are designed to interface easily with Analog Devices, Inc., innovative portfolio of industrial converters like th[e AD5421](http://www.analog.com/AD5421?doc=AD5700_5700-1.pdf) loop-powered current-output DAC, th[e AD5410](http://www.analog.com/AD5410?doc=AD5700_5700-1.pdf)[/AD5420](http://www.analog.com/AD5420?doc=AD5700_5700-1.pdf) an[d AD5412](http://www.analog.com/AD5412?doc=AD5700_5700-1.pdf)[/AD5422](http://www.analog.com/AD5422?doc=AD5700_5700-1.pdf) family of linepowered current-output DACs, and the AD5755-1, a quad DAC with innovative dynamic power control technology. The

combination of Analog Devices industrial converters and the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) greatly simplifies system design, enhancing reliability while reducing overall PCB size.

[Figure 31](#page-18-0) shows how the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) HART modem can be interfaced with th[e AD5421](http://www.analog.com/AD5421?doc=AD5700_5700-1.pdf)(4 mA to 20 mA loop-powered DAC) and th[e ADuCM360](http://www.analog.com/aducm360) microcontroller to construct a loop powered transmitter circuit. The HART signal from HART\_OUT is introduced to the  $AD5421$  via the  $C_N$  pin.

The HART enabled smart transmitter reference demo circuit (the block diagram shown i[n Figure 32\)](#page-19-0) was developed by Analog Devices and uses the [AD5421,](http://www.analog.com/AD5421?doc=AD5700_5700-1.pdf) a 16-bit, loop-powered, 4 mA to 20 mA DAC, th[e ADuCM360](http://www.analog.com/aducm360) microcontroller and the [AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf) modem. This circuit has been compliance tested, verified, and registered as an approved HART solution by the HART Communication Foundation. Contact your sales representative for further information about this demo circuit.

In conclusion, th[e AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf) enable quick and easy deployment of a robust HART-compliant system.



<span id="page-17-1"></span>Figure 30[. AD5700](http://www.analog.com/AD5700?doc=AD5700_5700-1.pdf)[/AD5700-1 T](http://www.analog.com/AD5700-1?doc=AD5700_5700-1.pdf)ypical Connection Diagram for External and Internal Filter Options

## Data Sheet **AD5700/AD5700-1**

10435-025



<span id="page-18-0"></span>Figure 31. Loop-Powered Transmitter Diagram



<span id="page-19-0"></span>Figure 32. Block Diagram—Analog Devices HART-Enabled Smart Transmitter Reference Demo Circuit

### <span id="page-20-0"></span>OUTLINE DIMENSIONS



**COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.**

Figure 33. 24-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Thin Quad  $(CP - 24 - 10)$ Dimensions shown in millimeters

#### <span id="page-20-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

### **NOTES**

### **NOTES**

### **NOTES**

**©2012–2016 Analog Devices, Inc. All rights reserved. Trademar ks and registered trademarks are the property of their respective owners. D10435-0-12/16(G)** 



www.analog.com

Rev. G | Page 24 of 24