1. General description

The SA58646 is a BiCMOS integrated circuit that performs all functions from the antenna to the microcontroller for reception and transmission for both the base station and the handset in a 902 MHz to 928 MHz full-duplex radio. The SA58646 may be used in a UHF push-to-talk walkie-talkie or in a UHF to 900 MHz data transceiver. The SA58646 is a pin-compatible derivative of the UAA3515 with advanced features.

This IC integrates most of the functions required for a half-duplex or full-duplex radio in a single integrated circuit. Additionally, the programmability implemented reduces significantly external components count, board space requirements and external adjustments.

2. Features

- RF RX (single frequency conversion FM receiver):
	- ◆ Integrated LNA
	- ◆ Image reject mixer
	- ◆ FM detector at 10.7 MHz including an IF limiter, a wide band PLL demodulator, an output amplifier and a RSSI output
	- ◆ Carrier detection with programmable threshold
	- ◆ Programmable data amplifier (slicer) phase
- Synthesizer:
	- ◆ Crystal reference oscillator with integrated tuning capacitor
	- ◆ Reference frequency divider
	- ◆ Narrow band RX PLL including RX VCO with integrated varicaps
	- ◆ Narrow band TX PLL including TX VCO with integrated varicaps
	- ◆ VCO external inductors can be done with printed transmission lines on the PCB which offers substantial savings
	- ◆ Programmable clock divider with output buffer to drive a microcontroller
- Baseband RX section:
	- ◆ Programmable RX gain (enable phone volume control)
	- ◆ Expander with output noise level control
	- ◆ Earpiece amplifier with volume control feature
	- ◆ Data amplifier
- Baseband TX section:
	- ◆ Microphone amplifier
	- ◆ Compressor with automatic level control and hard limiter
	- ◆ Programmable TX gain

- Microcontroller interface:
	- ◆ 3-wire serial interface
- Other features:
	- ◆ Voltage regulator to supply internal PLLs
	- ◆ Selectable voltage doubler
	- ◆ Programmable low battery detection time multiplexed with RSSI carrier detection

3. Applications

- 902 MHz to 928 MHz full-duplex radio
- UHF to 900 MHz data transceiver
- UHF push-to-talk walkie-talkie

4. Ordering information

Table 1. Ordering information

5. Block diagram

6. Pinning information

6.1 Pinning

6.2 Pin description

Table 2. Pin description

7. Functional description

Refer to [Figure 1 "Block diagram of SA58646"](#page-2-0).

7.1 Power supply and power management

7.1.1 Power supply voltage

This circuit is used in a full-duplex radio handset and base unit. The handset unit is battery powered and can operate on three NiCad cells. The minimum supply voltage of the IC is $V_{CC} = 2.9 V$.

7.1.2 Power-saving operation modes

When the circuit is used in a handset, it is important to reduce the current consumption. There are 3 main modes of operation:

- **•** Active mode (talk): all blocks are powered
- **•** RX mode: all circuitry in the RF receiver part is active
- **•** Inactive mode: all circuitry is powered down except the serial interface. In this latter mode the crystal reference oscillator, output clock buffer, voltage regulator and voltage doubler can be disabled separately.

A low current consumption mode on the crystal oscillator and clock output can be programmed. Latch memory is maintained in all modes. [Table](#page-6-0) 3 shows which blocks are powered in each mode.

Table 3. Powered blocks

Some blocks can be activated separately: crystal oscillator, voltage regulator (adjustment is always disabled), power amplifier, voltage doubler, hard limiter, automatic level control, output clock buffer and earpiece amplifier. [Table](#page-7-0) 4 shows which block can be activated in each mode.

[1] In RX and TX mode, the crystal oscillator is automatically activated. An external frequency can be forced to pins XTALI and XTALO.

[2] In RX and TX mode, the voltage regulator with adjustment is automatically enabled; bit REG can be either logic 1 or logic 0.

- [3] If the voltage doubler is enabled, the crystal oscillator is automatically activated.
- [4] In Inactive mode, the earpiece amplifier is automatically disabled.

7.1.3 Control bits in power saving modes

[Table](#page-7-5) 5 shows the control bit values for selection of each mode and the typical current consumption for those modes.

Table 5. Control bit values

When the clock output is activated, an extra power consumption is applied which is proportional to the programmed bit CLKO. If bit $XTAL_H = 0$, then the crystal loss is less than 50 $Ω$ to ensure reliable start-up.

Table 6. Extra power consumption

7.2 FM receiver part

The FM receiver has a single frequency conversion architecture. The image reject mixer enables the user to save an RF filter. The side band select feature (bit SBS) enables the user to choose its frequency plan with RX LO in or out of ISM band and have the same IC for both base and handset. An IF channel filtering compromise between price and performance can be achieved using two or three 10.7 MHz external filters. The integrated FM PLL demodulator with limiter enables consistent saving on external components and pins.

The data comparator is an inverting hysteresis comparator. The open-collector output is current limited to control the output signal slew rate. An external band-pass filter is connected between pins DETO and DATAI (AC coupled). The external resistor should be 180 kΩ at maximum V_{CC}. An external capacitor can be added to further reduce the slew rate.

7.3 Transmitter part

The transmitter architecture is of the direct modulation type. The transmit VCO will be frequency modulated by either speech or data (see [Figure](#page-9-0) 4).

Before the VCO, an amplifier sums the modulating signal and the data TX signal. VCO varicaps are integrated. External inductors that are in series with bonding wires and lead frame are needed to obtain the right frequency. The power amplifier is capable of driving 50 Ω . The output level is programmed through the serial bus interface.

7.4 Synthesizer

The crystal local oscillator and reference divider provide the reference frequency for the RX and TX PLLs. The 10-bit programmed divider value for the reference divider is selected based on the crystal frequency, the desired RX and TX reference frequency values. The crystal frequency of 16.348 MHz is chosen to provide to the microcontroller the standard 4.096 MHz frequency when programming the clock divider value to 4. Then the 16.384 MHz crystal frequency is proposed. The clock divider value will be programmed to 1, 2, 2.5, 4 and 128. The clock divider value of 128 is chosen to place the SA58646 in Sleep mode which enables current saving in the microcontroller. The clock output is an emitter follower type.

The 16-bit TX counter is programmed for the desired transmit channel frequency. The 16-bit RX counter is programmed for the desired local oscillator frequency. The counters are built with a 6-bit prescaler (divider value R from 64 to 127) and a 10-bit divider (divider value C from 8 to 1023). The full counter then provides a divider value from 512 to 65535. To calculate the settings of the two counters, the following procedure is used:

 $C = int (M / 64)$

 $R = M - C \times 64$

where M being the division ratio between the VCO frequency and the reference frequency.

Example: RF RX f = 903 MHz, VCO RX f = 892.3 MHz, IF f = 10.7 MHz, VCO TX $f = 925.6$ MHz and the internal comparison frequency $f = 20$ kHz $(f_{xta} = 10.24$ MHz):

REF_DIV[9:0] = 512 (10 0000 0000),

For RX: M = 892.3×10^6 / 20×10^3 = 44615, C = 697 (10 1011 1001), R = 7 (00 0111),

For TX: M = 925.6×10^6 / 20×10^3 = 46280, C = 723 (10 1101 0011), R = 8 (00 1000).

VCOs and varicaps are integrated. The total equivalent inductance is comprised of the bonding wires, lead frame of the package and external inductors. External inductors can be done with printed transmission lines on the PCB, which allows substantial savings.

An on-chip selectable voltage doubler is provided to enable a larger tuning range of the VCOs.

The phase detectors have current drive type outputs. Current can be chosen between 400 µA and 800 µA.

7.5 RX baseband

This section covers the RX audio path from pins RXAI to EARO. The RXAI input signal is AC-coupled. The microcontroller sets the value of the RX gain with 32 linear steps of 0.5 dB. The RX baseband has a mute and an expander with the characteristics shown in [Figure](#page-11-0) 7. The audio level is programmable over a dynamic range of 31 dB by the RX gain control. The expander slope multiplies the RX gain step by 2 to achieve 1 dB steps on the earpiece output. Noise coming from, and within, the RX baseband can be shaped thanks to a 'noise control' programmability. It provides the possibility to attenuate the expander gain at low input level. [Figure](#page-11-0) 7 provides some information about the noise shaper function. The earpiece amplifier is an inverting rail-to-rail operational amplifier. The non-inverting input is connected to the internal VB reference voltage. Software volume control on the earpiece amplifier is done by integrated switched feedback resistances. Volume control tuning range is 14 dB. Hardware volume control is done by externally switching the earpiece feedback resistance.

7.6 TX baseband

This section covers the TX audio path from pins MICI to TXO. The input signal at pin MICI is AC-coupled. The microphone amplifier output is also AC-coupled.

The microphone amplifier is an inverting operational amplifier whose gain can be set by external resistors. The non-inverting input is connected to the internal VB reference voltage. External resistors are used to set the gain and frequency response.

The TX baseband has a compressor with the characteristic shown in [Figure](#page-12-0) 9. The Automatic Level Control (ALC) provides a 'soft' limit to the output signal swing as the input voltage increases slowly (that is, a sine wave is maintained at the output). A hard limiter clamps the compressor output voltage at 1.26 V (p-p). The ALC and hard limiter can be disabled via the microcontroller interface. The hard limiter is followed by a mute. The TX gain is digitally programmable with 32 steps of 0.5 dB.

7.7 Other features

7.7.1 Voltage regulator

Regulator voltage VREG is the internal supply for the RX and TX PLLs. It is regulated at 2.7 V nominal voltage. Two capacitors with 4.7μ F and 100 nF values must be connected to pin VREG to filter and stabilize this regulated voltage. The tolerance of the regulated voltage is initially ± 8 % but is improved to ± 2 % after the internal band gap voltage reference is adjusted via the microcontroller interface. In Inactive mode, the regulator voltage adjustment is automatically disabled.

7.7.2 Low battery detector

The low battery detector measures the supply voltage V_{CC} with a resistor divider and a comparator. One input of the comparator is connected to reference voltage VB and the other is connected to the middle point of the resistor divider. To prevent spurious switching the comparator has a built-in hysteresis. The precision of the detection depends on the divider accuracy, the comparator offset and the accuracy of the reference voltage. The output is multiplexed at pin CDLBD. When the battery voltage level is under the threshold voltage, the CDLBD output is set at LOW level.

7.8 Microcontroller serial interface

The serial interface is used for programming the IC. To program the IC, 19 bits are used: 16 bits for data and 3 bits for register addresses. The serial interface requires 3 pins: DATA, CLK, EN (see [Figure](#page-34-0) 10).

The serial interface pins are supplied by regulator voltage VREG. The ESD protection diodes on these pins are connected to the supply voltage V_{CC} . Digital outputs (CDLBD and DATAO) have open-collector or open-drain; CLKO is an emitter-follower output.

The DATA, CLK and EN pins provide a 3-wire unidirectional serial interface for programming the reference counters, the transmit and receive channel divider counters, and the control functions.

The interface consists of 19-bit shift registers connected to a matrix of registers organized as 7 words of 16 bits (all control registers). The data is entered with the most significant bit first. The leading 16 bits include the data (D15 to D0), while the trailing 3 bits set up the address (AD2 to AD0). The first bit entered is D15, the last bit AD0.

The DATA and CLK pins are used to load data into the shift registers. Data is clocked into the shift registers on negative clock transitions.

A new clock divider ratio is enabled thanks to an extra EN rising edge. Minimum hold time is 50 ns. During that time, no clock cycle is allowed. These extra EN edges can be applied to all the data programmed, but will have no effect on the serial interface programming.

8. Data registers and addresses

D15 is the most significant bit, and is written first. [Table](#page-14-0) 7 shows the data latches and addresses which are used to select each of the registers.

[1] Undefined zone should always be programmed with logic 0.

NXP Semiconductors

NXP Semiconductors

8.1 Data register 0

UHF 900 MHz transceiver IC

The TX and RX audio signal paths each have a programmable gain block. If a TX or RX voltage gain other than the nominal power-up default is desired, it can be programmed via the microcontroller interface. The gain blocks can be used during final test of the radio to electronically adjust for gain tolerances in the radio system. The RX and TX gain have steps of 0.5 dB covering a dynamic range from -7.5 dB to +8 dB. At the earpiece output, the RX gain steps are multiplied by 2 due to the expander slope. The volume control feature for the earpiece amplifier allows for compensation of gain tolerances from −15 dB to +16 dB. Volume control is preferably done on the earpiece amplifier (bits EARP_VOL[1:0]).

Table 10. PLL center frequency calibration

This programming allows calibration of the center frequency of the VCO within the FM PLL to align the frequency as close as possible to the nominal 10.7 MHz frequency.

8.2 Data register 1

Table 11. Data register 1 (address 001h) bit description

8.3 Data register 2

8.4 Data register 3

Table 13. Data register 3 (address 011h) bit description

8.5 Data register 4

Table 14. Data register 4 (address 100h) bit description

UHF 900 MHz transceiver IC

Table 14. Data register 4 (address 100h) bit description …continued

8.6 Data register 5

UHF 900 MHz transceiver IC

Table 15. Data register 5 (address 101h) bit description …continued Legend: * reset value.

Table 16. Carrier detection

UHF 900 MHz transceiver IC

Table 16. Carrier detection continued

Table 17. Clock output divider

8.7 Data register 6

Table 18. Data register 6 (address 110h) bit description

UHF 900 MHz transceiver IC

Bit	Symbol		Value Description
10 to 8	REG_ADJ[2:0]		Voltage regulator adjustment. An internal 1.5 V band gap voltage reference provides the voltage reference for the low battery detector circuits, the VREG regulator voltage, the VB reference voltage and all internal analog references. In Inactive mode, the adjustment is disabled.
		$011*$	for values, see Table 21
7 to 6	EXP[1:0]		Expander noise level control. Depending on the application noise floor specification, a noise level control can be applied.
		$00*$	expander disabled
		11	expander maximum value
5	TM ₀	0^*	Test mode selection. Test mode bits are only used for test in production and application tuning. Those bits have to be set to logic 0 for normal operation. See Table 22.
4	reserved	0^*	undefined; must always be set to logic 0
3 to 0	XTAL_TUN[3:0]		Crystal tuning capacitors. An on-chip crystal reference tuning is provided to compensate for frequency spread over process and temperature. The value of the external capacitor on pin XTALI is chosen to be around 3 pF lower than on pin XTALO. Internally, a programmable capacitance is in parallel with pin XTALI. Tuning capacitance values are in the range of 0 pF to 4.5 pF.
		$0111*$	for values, see Table 19

Table 18. Data register 6 (address 110h) bit description …continued Legend: * reset value.

Table 19. Crystal tuning capacitance

UHF 900 MHz transceiver IC

Table 20. Power amplifier output

Table 21. Voltage reference adjust

Table 22. Test mode

Out-of-lock of synthesizers RX or TX can be indirectly monitored on pin CDLBD: the width of the 'glitch' gives a direct measure of the phase error on the PLL RX and/or PLL TX.

To tune the external RX and TX VCO inductors, a defined divider ratio has to be programmed on the dividers, and then the image of the VCO frequency can be read on pin CDLBD.

It can also be used to check the divider ratio: force a frequency on VCO or crystal pins and read the programmed frequency on pin CDLBD.

Before pin CDLBD, there is a divide-by-2, then all frequencies are divided by 2. When charge pumps are in 3-state, the VCOs can be measured in stand-alone.

9. Limiting values

Table 23. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

10. Thermal characteristics

11. Characteristics

Table 25. Supplies

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 26. Receiver part

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 26. Receiver part …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 26. Receiver part …continued

Table 26. Receiver part …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

[1] This specification will be measured and guaranteed only on the NXP Semiconductors SA58646 board.

[2] 330 Ω matched input and output.

[3] The level on pin RXAI will be higher in RX mode than in TX mode.

[4] Conditions: carrier = 892.3 MHz; L_{ext} = 4.7 nH (3.9 nH for 935 MHz operation); loop filter: C1 = 3.9 nF; R2 = 6.8 k Ω ; C2 = 47 nF (see application note).

Table 27. Transmitter part

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 27. Transmitter part …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

[1] This specification will be measured and guaranteed only on the NXP Semiconductors SA58646 board.

[2] TX-to-RX duplexer isolation = 35 dB; carrier = 925.6 MHz; L_{ext} = 3.9 nH (for both base and handset); loop filter: C1 = 470 nF, R2 = 1.8 k Ω and C2 = 4.7 µF (see application note).

[3] Load: R = 50 Ω ; L_p = 22 nH; C_s = 1.6 pF.

Table 28. Synthesizer

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 28. Synthesizer …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 29. RX baseband

 V_{CC} = 3.3 V; T_{amb} = 25 °C; see [Figure](#page-11-1) 6.

 V_{VB} = 1.5 V; f_i = 1 kHz; RX gain set for 0 dB gain at –20 dBV on pin RXAI; earpiece volume at +4.7 dB; 560 pF between pins EARI and EARO; 150 Ω in series with 10 μ F on pin EARO; all measured with a ITU-T filter except THD; unless otherwise specified.

Table 29. RX baseband …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; see Figure 6.

 V_{VB} = 1.5 V; f_i = 1 kHz; RX gain set for 0 dB gain at -20 dBV on pin RXAI; earpiece volume at +4.7 dB; 560 pF between pins EARI and EARO; 150 Ω in series with 10 µF on pin EARO; all measured with a ITU-T filter except THD; unless otherwise specified.

[1] Pin RXAI level will be higher in RX mode than in TX mode.

[2] With expander output noise level control tuned for −65 dBV (max) and maximum gain tolerance of −4 dB at −35 dBV. With a larger gain tolerance at −35 dBV, the typical output noise can be reduced by 10 dB. See application note.

Table 30. TX baseband

 V_{CC} = 3.3 V; T_{amb} = 25 °C; see [Figure](#page-12-1) 8.

 V_{VB} = 1.5 V; f_i = 1 kHz; TX gain set for +10 dB gain at −30 dBV on pin CMPI; unless otherwise specified.

Table 30. TX baseband …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; see Figure 8.

 V_{VB} = 1.5 V; f_i = 1 kHz; TX gain set for +10 dB gain at -30 dBV on pin CMPI; unless otherwise specified.

Table 31. Other features

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

Table 31. Other features …continued

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

$$
[1] \quad V_{hys} = (V_{high} - V_{low}) \times \frac{V_{VB}}{V_{th}}
$$

Table 32. Microcontroller serial interface

 V_{CC} = 3.3 V; T_{amb} = 25 °C; unless otherwise specified.

[1] The minimum pulse width $t_{w(EN)}$ should be equal to the period time of the comparison frequency. The synthesizer ensures that the internal EN signal does not occur during a comparison phase to avoid any phase error jump. This time can be reduced to 100 ns for:

a) Clock divider programming

b) Synthesizer programming: only for words which do not influence the synthesizer (word 1, 2, 3)

12. Package outline

Fig 12. Package outline SOT314-2 (LQFP64))

13. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

14. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **•** Through-hole components
- **•** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **•** Board specifications, including the board finish, solder masks and vias
- **•** Package footprints, including solder thieves and orientation
- **•** The moisture sensitivity level of the packages
- **•** Package placement
- **•** Inspection and repair
- **•** Lead-free soldering versus PbSn soldering

14.3 Wave soldering

Key characteristics in wave soldering are:

- **•** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **•** Solder bath specifications, including temperature and impurities

14.4 Reflow soldering

Key characteristics in reflow soldering are:

- **•** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 13) than a PbSn process, thus reducing the process window
- **•** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **•** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 33 and 34

Table 33. SnPb eutectic process (from J-STD-020C)

Table 34. Lead-free process (from J-STD-020C)

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 13.

For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

15. Abbreviations

16. Revision history

17. Legal information

17.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **salesaddresses@nxp.com**

UHF 900 MHz transceiver IC

19. Contents

founded by

PHILIPS

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 February 2007 Document identifier: SA58646_1