

L9779WD

Multifunction IC for engine management system

- Protected low-side (low current) $-$ OUT19, 20
- IGBT pre-drivers (IGN1 to 4)
- External MOS pre-drivers (OUT8 to 9)
- Configurable power stages CPS
	- Stepper motor driver/ high-side low-side (OUT21 to 28)
- Thermal warning and shutdown
- Serial interface
	- Micro Second Channel interface (MSC)
	- ISO9141 interface (K-Line)
- High speed CAN transceiver
- Dedicated pin VDDIO to select the voltage level of digital output used for serial communication
- VDA 2.0 compliance with 3 level Watchdog
- Package: HiQUAD-64

Description

The L9779WD is an integrated circuit designed for automotive environment and implemented in BCD6S technology.

It is conceived to provide all basic functions for standard engine management control units.

It is assembled in the HiQUAD-64 power package.

Table 1. Device summary

This is information on a product in full production.

HiQUAD-64

GAPGP501515

Features

- 5 V logic regulator
- 3.3 V logic regulator
- 5 V tracking sensor supply
- Smart reset function
- Power latch with Secure Engine Off (SEO) functionality, to safely complete driver switch off procedure
- Flying wheel interface function (VRS) with adaptive time and amplitude control
- Protected low-side relay driver
	- OUT13 to 18, MRD
- Protected low-side (injector drivers) $-$ OUT1 to 4
- Protected low-side (high current)
	- $-$ OUT5, 6, 7

Contents

 $\overline{7}$

 $\boldsymbol{8}$

List of tables

List of figures

1 Detailed features description

- Package
	- HiQUAD-64
- 5 V logic regulator
	- $-$ 5 V precision voltage regulator (\pm 2%) with external NMOS
	- Max current regulated: 400 mA
	- Charge pump capacitor at pin CP is used to drive the gate of the external NMOS transistor
- 3.3 V logic regulator
	- $-$ 3.3 V precision voltage regulator (\pm 2%) with over-current protection
	- Max current regulated: 100 mA
- 5 V tracking sensor supply
	- $-$ 2 x 5 V tracking sensor supply with protection and diagnosis on MSC
	- Short-circuit to Vbat/GND fully protected
	- Max current regulated: 2 x 100 mA
- VDD_IO supply
	- All the digital output is supplied by external VDD_IO through VDD_IO pin
- Smart reset
	- Main Reset monitoring VB_UV Logic voltage management and safety control
- Watch dog
	- Main reset management 5 V voltage monitoring safety output disable
	- MicroSecond Channel activity watch dog
	- MSC controllable query and answer watch dog compliant with VDA2.0 level 3 (enabled by default)
- Power latch
	- L9779WD is switched on by KEY ON signal and switched off by logic OR of KEY ON signal and MicroSecond Channel bit
- Secure engine off mode (default) switches off the drivers in the following order:
	- OUT1 through to OUT4 in 225 ms (typical)
		- OUT13 and OUT14 in 600 ms (typical)
- Flying wheel interface function (VRS)
	- The VRS is the interface between the microprocessor and the magnetic pick-up or variable reluctance sensor that collects the information coming from the flying wheel
	- Adaptive filtering on amplitude and timing adapts better the device response to VRS input switching
- Protected low-side driver
	- LSa (OUT1 to 5)

4 Ch. serial IN via MicroSecond Channel, R_{dson} = 0.72 Ohm @150 °C, V_{cl} = 58 V ±5, $I_{\text{max}} = 2.2 A;$

1 Ch. serial IN via MicroSecond Channel, R_{dson} = 0.72 Ohm @150 °C, V_{cl} = 58 V ±5, $I_{\text{max}} = 3$ A;

- LSb (OUT6, 7) 2 Ch. serial IN via MicroSecond Channel, R_{dson} = 0.47 Ohm @150°C, V_{cl} = 45 V ±5, I_{max} = 5 A
- LSc (OUT19, 20)
	- 2 Ch serial IN via MicroSecond Channel, $I_{max} = 50$ mA

Full diagnosis on MicroSecond Channel (2 bit for each channel) and voltage slew rate control.

When an over current fault occurs, the driver switch off with faster slew rate in order to reduce the power dissipation.

- Protected low side relay driver (OUT13 to 18, MRD)
	- ñ LSD

6 Ch. serial IN via MicroSecond Channel, $R_{\text{dson}} = 1.5$ Ohm @150 °C, V_{cl} = 48 V, I_{max} = 600 mA (2 of them with low battery voltage function);

1 main relay driver R_{dson} = 2.4 Ohm @150 °C, V_{cl} = 48 V, I_{max} = 600 mA

With full diagnosis on MicroSecond Channel (2 bit for each channel) and voltage slewrate control.

When an over current fault occurs, the driver switch off with faster slew rate in order to reduce the power dissipation.

- Ignition pre-drivers (IGN1 to 4)
	- 4 x ignition pre-drivers with full diagnostic.
- External MOS pre-drivers (OUT8 to 9)
	- 2 x MOS pre-drivers with sense of the external drain voltage to perform the diagnostic:
		- Open load in OFF state

Shorted load in ON state with programmable threshold voltage and programmable filter time via MSC

 Configurable power stages CPS: stepper motor driver/ high-side - low-side (OUT21 to 28) 1 x Stepper motor driver designed for a double winding coil motor, used for engine idle speed control.

The bridge driver is made by 4 independent high-side drivers and 4 independent lowside drivers:

- 4 high-side driver, R_{dson} =1.5 Ohm, I_{max} = 600 mA
- 4 low-side driver, $R_{\text{dson}} = 1.5$ Ohm, $I_{\text{max}} = 600 \text{mA}$

The 4 high-side drivers and the 4 low-side drivers can be controlled independently The low-side drivers could be connected in parallel (in pairs): OUT22 with OUT24 and OUT27 with OUT28.

Low-side and high-side drivers implement voltage SR control to minimize emission. Two high-side drivers have the low battery voltage function.

- Thermal shutdown
	- $-$ 1 x Thermal shutdown (T_j > 175 °C = Tsd) if T_j > Tsd: VTRK1, 2 are turned off.
	- $-$ 1 x Thermal shutdown (T_j > 175 °C = Tsd) if Tj > Tsd: OUT1 to 10, OUT13 to 20, OUT21 to 28, IGN1 to 4 are turned off.
	- $-$ 1 x Thermal shutdown (T_j > 175 °C = Tsd) if T_j > Tsd: MRD is turned off (if battery present).

 $-$ 1 x Thermal Shutdown (T_j > 175 °C = Tsd) if T_j > Tsd: V3V3 is turned off.

There are 5 temperature sensors for OT2 (OUT1..10, OUT13...20, OUT21...28, IGN1...4 are turned off) in different Layout position, they are logically "AND" in case of thermal shutdown.

- ISO9141 interface
	- ISO9141 serial interface (K-Line)
- CAN transceiver

The CAN bus transceiver allows the connection of the microcontroller, with CAN controller unit, to a high speed CAN bus with transmission rates up to 1Mbit/s for exchange of data with other ECUs.

 $\overline{2}$ **Block diagram**

Figure 1. Block diagram

3 Pins description

Table 2. Pins description

DocID027452 Rev 5 13/170

Pin#	Name	Function	Type	Polarization/note
10	VTRK2	Sensor1 tracking supply 5V	Sensor supply output	
5	RST	Reset input/output for µP	Output: push-pull DGT input	Open drain
37	VDD_IO	External supply	Power input	\overline{a}
38	WDA_INT	WDA Interrupt Signal	Output: open drain DGT input	
VRS				
7	VRSN	Negative VRS input	Analog input	1.65 V internal polarization
6	VRSP	Positive VRS input	Analog input	1.65 V internal polarization
8	OUT_VRS	Digital VRS output	DGT output	Push-pull
CAN				
44	CAN TX	Can transceiver input (from $TX \mu P$)	DGT input	$\overline{}$
43	CAN_RX	Can transceiver output (to RX µP)	DGT output	
42	CAN_H	Bi-dir protected CAN_H wire	Analog input/output	
41	CAN_L	Bi-dir protected CAN L wire	Analog input/output	$\overline{}$
ISO9141				
47	$K_T X$	ISO9141 logical input	DGT input	Internal pull-up resistor
45	K_LINE	Bi-dir protected K-line wire	Analog input/output	Open drain
46	K RX	ISO9141logical output	DGT output	Push-pull
	Low side drivers			
60	OUT ₁	Output low-side 1 for R, L load (Injector)	Power output	Open drain
61	OUT ₂	Output low-side 2 for R, L load (Injector)	Power output	Open drain
25	OUT3	Output low-side 3 for R, L load (Injector)	Power output	Open drain
28	OUT4	Output low-side 4 for R, L load (Injector)	Power output	Open drain
26	PGND	Power GND	PGND	$\overline{}$
27	PGND	Power GND	PGND	
57	OUT5	Output low-side 5 for R, L load (high current)	Power output	Open drain
56	OUT6	Output low-side 6 for R, L load (heater)	Power output	Open drain
29	OUT7	Output low-side 7 for R, L load (heater)	Power output	Open drain

Table 2. Pins description (continued)

Pin#	Name	Function	Type	Polarization/note
30	OUT ₁₃	Output low-side 13 for relay (low. bat.)	Power output	Open drain
31	OUT ₁₄	Output low-side 14 for relay (low. bat.)	Power output	Open drain
54	OUT ₁₅	output low-side 15 for relay	Power output	Open drain
24	OUT ₁₆	Output low-side 16 for relay	Power output	Open drain
32	OUT17	Output low-side 17 for relay	Power output	Open drain
55	OUT ₁₈	Output low-side 18 for relay	Power output	Open drain
58	PGND	Power GND	PGND	
59	PGND	Power GND	PGND	
	Ignition pre-driver			
22	IGN ₁	Output ignition driver 1	Power output	$\overline{}$
62	IGN ₂	Output ignition driver 2	Power output	
63	IGN ₃	Output ignition driver 3	Power output	
64	IGN4	Output ignition driver 4	Power output	\overline{a}
21	GND_STEP	Analog GND	AGND	\overline{a}
	Main relay driver			
23	MRD	Main relay driver	Power output	Open drain
	Low current drivers (50 mA)			
39	OUT19	Output low-side 19	Power Output	Open drain
40	OUT20	Output low-side 20	Power Output	Open drain
	Ext MOS pre-driver			
33	DRAIN8	Ext. drain voltage sense for OUT8	Input	\overline{a}
34	OUT8	Gate driver for ext MOS OUT8	Power output	
35	DRAIN9	Ext. Drain voltage sense for OUT9	Input	
36	OUT9	Gate driver for ext MOS OUT9	Power output	
MSC interface				
51	CLP	Clock positive for differential interface	DGT Input	
50	CLN	Clock negative for differential interface	DGT Input	
49	DIP	Downstream data positive for differential interface	DGT Input	
48	DIN	Downstream data negative for differential interface	DGT Input	
53	EN	Enable pin	DGT Input	

Table 2. Pins description (continued)

Table 2. Pins description (continued)

Note: OUT11 and OUT12 are not valid.

All the powers GND are connected to the package slug, so it is mandatory to connect the slug to GND.

Application schematic $\overline{\mathbf{4}}$

Figure 3. Application schematic

5 Absolute maximum ratings

Warning: Maximum ratings are absolute ratings: exceeding any of these values may cause permanent damage to the integrated circuit

Pin	Parameter	Condition	Value	Unit
OUT13-18	Low-side output	÷	-1 to $+40$	V
OUT19-20	Low-side output	\overline{a}	-1 to $+40$	
IGN_x	$\overline{}$	\overline{a}	-1 to 19	V
OUT21, 23, 25, 26	High-side output	With external diode vs ground for negative voltage	-1.0 to VB (-2.0 dynamically for a short time)	\vee
OUT22, 24, 27 28	Low-side output	$\overline{}$	-1 to 41	V
DIP, DIN	Ξ.	۰	-0.3 to $+19$	V
DO, CAN_RX,K_RX, OUT VRS	$\overline{}$		-0.3 to VDD_IO, when $DO = VDD$ $IO = max+19V$	\vee
EN	$\overline{}$	\overline{a}	-0.3 to $+19$	\vee
CLP,CLN	$\overline{}$	۰	-0.3 to $+19$	V
CAN_TX	$\frac{1}{2}$	$\overline{}$	-0.3 to $+19$	V
CAN_H, CAN_L	\blacksquare	$\overline{}$	-18 to 40 (1)	V
$K_T X$	\blacksquare	\overline{a}	-0.3 to $+19$	V
K_LINE	-		-18 to 40	V

Table 3. Absolute maximum ratings (continued)

1. In case of negative voltage is applied on CAN_H or CAN_L the voltage slew rate must be <10 V/µs.

5.1 ESD protection

Table 4. ESD protection

1. All pins are OK at ±500 V except VTRK1, VTRK2, VB, CP, HIGHSIDE21-23-25-26. [1, 9, 10, 12, 14, 15, 18 e 19]. Pins 1, 9, 10, 12, 14, 15, 18 e 19 passed ±350 V

2. Pins to connector are: LSa, LSb, LSc, LSd, DRAIN1-3, IGNx,VTRK1-2, CAN_H, CAN_L, K_LINE, OUT22, 24, 27, 28. (60, 61, 24, 25, 28, 29, 30, 31, 32, 39, 40, 54, 55, 56, 57, 22, 62, 63, 64, 9, 10, 42, 41, 45, 13, 16, 17, 20, 33, 35).

Test circuit according to HBM (EIA/JESD22-A114-B) and CDM (EIA/JESD22-C101-C).

5.2 Latch-up test

According to JEDEC 78 class 2 level A.

5.3 Temperature ranges and thermal data

Table 5. Temperature ranges and thermal data

1. With 2S2P+vias PCB.

5.4 Operating range

Table 6. Operating range

5.4.1 Low battery

All the functions are guaranteed with degraded parameters. The voltage regulators follow VB in RDSon mode with drop-out depending on load current. V3V3 regulator works as expected assuming VDD5 > 4 V.

5.4.2 Normal battery

All the functions and the parameters are guaranteed by testing coverage.

5.4.3 High battery

All the functions are guaranteed with degraded parameters.

5.4.4 Load dump

The device is switched-off if load dump exceeds battery overvoltage threshold for a time longer than filter time.

6 Functional description

6.1 Ignition switch, main relay, battery pin

The system has an ignition switch pin KEY_ON and a pin VB for battery behind the main relay connected at pin MRD.

L9779WD can also support the configuration where it is permanently supplied by VB; in this case the MRD output can be used to connect the loads to VB.

At pin KEY_ON there is an external diode for reverse battery protection. An internal Pulldown resistor is provided on the KEY ON pin. The external components to be connected to KEY pin are shown in the below schematic.

Internal functions and regulators are supplied by VB; only some basic functions required for startup are supplied from KEY_ON as described below. Reverse protection for pin VB is done by the main relay. Transient negative voltage at VB may be limited by an external diode if necessary. There is no integrated reverse protection at pin VB.

The pin connected to the battery line can bear the ISO 7637/1 noise pulses without any damage. The VB voltage must be externally limited to +40 V and -0.3 V (with external components as in *[Figure 4](#page-20-2)*). It is suggested the use of a transil.

Figure 4. Configuration supplied by VB

1. The external components connected to KEY_ON pin are mandatory in order to protect the device from ISO 7637 pulses.

6.2 Power-up/down management unit

1. AB1 counter function defined at WDA *[Section 6.17.1](#page-109-1)*.

6.2.1 Power-up sequence

Figure 6. Non-permanent supply power-up sequence

22/170 DocID027452 Rev 5

When the KEY_ON reaches a sufficient high voltage VKEYH, after a minimum deglitch filter time T_KEY the system is switched on. First of all the main relay driver is switched on, so the main relay connects VB pin to battery.

Control current into pin KEY_ON is sufficient for basic functions such as filtering time, control the main relay output stage, internal oscillator and internal bias currents.

When the voltage at VB exceeds the under voltage-detection threshold for VB (VB_UV_H) the internal biasing circuits are activated.

VDD5 regulator is activated Tdelay_REG seconds later. After VDD5 exceeds the VDD_UV threshold and with typ. 1.0 ms delay, the V3V3 is activated also. The sensor supplies VTRK1, 2 are turned on together with VDD5.

In case VB is always connected, when the KEY ON voltage exceeds VKEYH the internal biasing circuits are activated.

VDD5 regulator is activated Tdelay_REG seconds after the tKEY filter time has expired.

VDD5 regulator is activated Tdelay_REG seconds later. After VDD5 exceeds the VDD_UV threshold and with typ. 1.0 ms delay, the V3V3 is activated also. The sensor supplies VTRK1, 2 are turned on together with VDD5.

6.2.2 Power-down sequence

The system is switched off according to the status of KEY ON, VB and power latch mode bit PWL EN N set by the μ C, according to:

En L9779 = [(!PWL_EN_N AND PWL_EN_TIMEOUTN) OR KEY_ON] AND VB_UVN.

The KEY_ON is the status of KEY_ON pin after deglitch filter time.

En L9779 represents the enable signals used by different blocks.

The system will be switched off after a minimum deglitch filter time if the voltage at pin KEY ON is below VKEYL and if power latch mode is not active i.e. PWL EN $N = 1$.

Otherwise, if the power latch mode is active PWL_EN_N=0, nothing happens until the power latch mode has finished by the µC writing PWL EN_N=1.

However L9779WD will wait for a maximum time-out time PWL_TIMEOUT for PWL_EN_N de-assertion after which the system will be forced to switch off. PWL_TIMEOUT can be enabled and configured by 3 bit PWL_TIMEOUT_CONF.

For TNL description see Smart reset circuit description.

The status of KEY_ON can be read through the bit KEY_ON_STATUS. After tKEY filter time the status of KEY_ON can be read through the bit KEY_ON_FLT also.

All the supply outputs shall be switched-off simultaneously. If the supplied devices have particular sequencing requirements, external diodes or clamping devices will be used.

During power down, whether the regulators are switched off at the same time as the main relay output or not is decided via the <PSOFF> bit.

- <PSOFF>='0' (default): simultaneous switching-off the regulators with the main-relay driver MRD
- <PSOFF>='1': regulators remain active when the main relay driver MRD will be switched off

With this function it is possible to detect a stuck main relay. If conditions to switch off are satisfied when <PSOFF>='1', the MRD is switched off while the voltage regulators continue to operate as long as no under voltage is detected at VB. The RST pin is not asserted till VDD UV. The µC measures the time passed since shutdown. If a certain time is exceeded, then a stuck main relay is detected and this fault is stored in the µC (not in the L9779WD). After this the μ C turns off the voltage regulators by setting the bit <PSOFF $>$ to '0' (reset state). With a stuck main relay the voltage at pin VB remains present at battery level with a current consumption of I_{Lash} .

Secure Engine Off function is that the engine can be directly switched off by the key-switch via a hardware path and without the help or interference of software or µC.

Whenever the KEY ON signal goes low the output stages mentioned in the following pages are disabled.

In no power latch/no SEO mode the key-switch has direct shut-off access to the injector stages (OUT1-4 in L9779) and to the starter relay drivers (OUT13 and OUT14).

An additional feature for the starter delay drivers is that the starters are only shut-off after the time delay THOLD if the SEO condition is still active. To satisfy the Secure Engine Switch off THOLD time, we need to activate the drivers OUT1-4 at least for 225 ms and the OUT 13/14 at least for 600 ms when the Key is ON, the Watch DOG Algorithm [Watchdog influence *[Section 6.17.2](#page-110-0)*] is served and the PWL is enabled after the power on.

The KEY_ON, WDA and "OUT 13/ 14 Switch ON" events for 13 and 14 channels or the KEY_ON, WDA [Watchdog influence *[Section 6.17.2](#page-110-0)*] and "OUT_1-4 Switch ON" events for 1 to 4 channels are "anded" by the internal SEO filter in order to quarantee the THOLD switch off time after the KEY OFF. Example: If the Key is not maintained in ON state for at least 225 ms for driver 1 to 4 and 600 ms for drivers 13/14, the SEO hold time will not be granted and the drivers are switched off immediately at next Key turn OFF. The same behaviour will happen if the WDA [Watchdog influence *[Section 6.17.2](#page-110-0)*] is not served (EC ≥ 4) for 225 ms and 600ms when Key is in ON state after the POWER ON.

The ignition stages are not affected by the SEO signal. This is different from the WDA signal which additionally switches off the ignition stages.

To avoid misunderstandings one must be aware that the SEO function has nothing to do with the WDA function and is not a part of the WDA module. The SEO function is related to the key switch, not to the WDA function. The SEO function adds an additional safety procedure for switching off.

Other functions than the injector stages and the starter relay drivers are not affected or influenced by the SEO signal.

With the falling edge of KEY_ON a timer is started which disables the mentioned power stages after 200 ms to 250 ms (typ. 225 ms). The timer is clocked by an internal oscillator. The timer does not depend on any µC clock or function. The µC still has control on switching on/off drivers during SEO time. This function is configured by CONFIG_REG6 register. After a SEO event, KEY should be stay ON for at least 600ms so to allow a further SEO event delay.

Figure 8. Power-down sequence without power latch mode

DoclD027452 Rev 5

Figure 9. Power-down sequence without power latch mode and PSOFF = 1

Figure 10. Power-down sequence with power latch mode

Figure 11. Power-down sequence with power latch mode and KEY_ON toggle

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	VKEYL	Input threshold low voltage		3.2	3.5	3.8	V
	VKEYH	Input threshold high voltage	$VB = 0$ to 19 V	4.15	4.5	4.8	V
KEY ON	VKEYHYS	Input voltage hysteresis		0.5		1.5	V
	I KEY	Input current	$VB = 0$ to 19 V KEY ON = $5V$			550	μA
	t _{KEY}	Filter time for switching on/off	$VB = 0$ to 19 V	7.5	16	24	ms
	Rpd	Internal pull down resistor - NOT tested - Guarantee by design	KEY ON = $5V$	150		400	$k\Omega$

Table 7. KEY_ON pin electrical characteristics

6.3 VDD_IO function

6.3.1 Description of VDD_IO function and IC pin

The scope of the VDD_IO function and the new related VDD_IO pin is that the voltage level of the L9779WD output ports can be adapted to the voltage levels of the ports of different microcontrollers.The L9779WD output ports to be considered are the DO, CAN-RX, K_RX,OUT_VRS, RST, WDA_INT. RST and WDA_INT are open drain structures.

The L9779WD input ports have a fixed voltage level which is compatible with both 3.3 V and 5 V µC-port voltages.

As the VDD IO is an external supply, it is monitored and is evaluated for the reset generation.

Concerning the max ratings, the VDD IO pin should be specified similarly to the VDD5 pin up to 19V.

The operating range would be at least from 2.9 V to 5.5 V.

The VDD_IO supply has a voltage monitoring similar to a VDD3V3 monitoring with minthreshold 2.9 V and max-threshold 3.1V for low-voltage monitoring. Low-threshold is adapted to VDD3 supply, even though both 3.3 V and 5 V supplies are possible. The VDD_IO monitoring must be included in the RST logic to create a RST low output in case of VDD_IO low voltage.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
VDD IO	IVDD IO	Input current of VDD IO pin	VB=14V, all VDD IO related pin without load			5	mA
	V _{VDD_IO}	Operation range		2.9		5.5	v
	V _{VDD_IO}	Maximum rating		-0.3		19	v
	V _{VDD_IO_UV}	Under voltage threshold		2.9	3.0	3.1	v
	tf _{VDD_IO_UV}	Under voltage filter time	Tested by scan	3		10	μs

Table 8. VDD_IO electrical characteristics

6.4 Smart reset circuit

6.4.1 Smart reset circuit functionality description

The RST pin is an input/output active when low. As output pin the Smart Reset circuit takes into account several events of the device in order to generate the proper reset signal at RST pin for the microcontroller and for a portion of the internal logic as well. As input pin RST when driven low by external source for more than Trst flt, it is used to reset the same portion of logic of the device.

The sources of reset are:

- VDD5 undervoltage disabled by MSC CONFIG_REG6 bit3 = high, default is low i.e. enabled
- Power down
- Power latch, KEY_ON
- VB overvoltage
- VDDIO undervoltage
- WDG_RST, query and answer watchdog reset

Smart reset circuit generates RST signal monitoring the VDD5 according to the graph shown below: when VDD5 falls below VDD_UV_LOW threshold for a time longer than TfUV reset Smart Reset circuit asserts a RST signal (driven low) and the flag CRK RST is latched and resets every Read Diag operation. When VDD5 recovers to a voltage greater than VDD_UV_HIGH RST pin is deasserted after Td_UV_rst. The RST pin is also asserted at the first power-on phase when the KEY_ON pin goes from low to high, as a consequence of the VDD5 absence.

Smart reset circuit generates an RST signal at power down independently of filtering time and VDD5 voltage level. During power latch mode if NL_RST bit is set and KEY_ON signal goes low to high again (before microcontroller was able to write PWL_EN_N=0), RST_PIN is asserted for time TNL.

32/170 DocID027452 Rev 5

Smart reset circuit monitors VB over voltage and generates RST signal if the over voltage lasts more than t_{VBOV2}. When over voltage lasts more than t_{VBOV1} and less than t_{VBOV2}, RST is not asserted, but all drivers are switched off without losing any configuration. In both cases the flag VB_OV is latched and resets every Read Diag operation.

When RST is asserted to reset the µC, also all logic will be reset except logic involved in reset management, power up management, and power down management units. As a consequence all flags are cleared except those set by the smart reset unit, all drivers are disabled except the low battery drivers, all configuration registers are cleared and OUT_DIS bit goes to 1. A more detailed description of the module under reset can be found in the next table. The *[Table 9](#page-32-0)* summaries also relations with other conditions that switch off drivers and regulator.

Table 9. Internal reset

Event	RST pin driven low	Logic under reset	Logic not reset	Power-up/down manager output	Information FLAG
VDD5 over voltage	No	Interfaces drivers MSC_act	Internal registers LB interfaces drivers LB internal registers CAN & K-LINE & VRS Smart reset function Power-up/down manager	MRD=ON VDD5=ON $V3V3=ON$ VTRACK1,2=ON	VDD5_OV
VB over voltage tTBOV1 <t<ttbov 2</t<ttbov 	No	Interfaces drivers LB interfaces drivers MSC_act	Internal registers LB internal registers CAN & K-LINE & VRS Smart reset function Power-up/down manager	MRD=ON VDD5=ON $V3V3 = ON$ VTRACK1,2=ON	OV_RST
VB over voltage t>tTBOV2	Yes	Internal registers Interfaces drivers LB interfaces drivers LB internal registers MSC_act CAN & K-LINE & VRS	Smart reset function Power-up/down manager	MRD=ON VDD5=OFF $V3V3=OFF$ VTRACK1,2=OFF	OV_RST
RST driven low externally t <thold< td=""><td>Yes</td><td>Internal registers Interfaces drivers MSC_act CAN & K-LINE & VRS</td><td>LB interfaces drivers LB internal registers Smart reset function Power-up/down manager</td><td>Keep state</td><td>N/A</td></thold<>	Yes	Internal registers Interfaces drivers MSC_act CAN & K-LINE & VRS	LB interfaces drivers LB internal registers Smart reset function Power-up/down manager	Keep state	N/A
RST driven low externally t>THOLD	Yes	Internal registers Interfaces drivers LB interfaces drivers LB internal registers MSC act CAN & K-LINE & VRS	Smart reset function Power-up/down manager	Keep state	N/A

Table 9. Internal reset (continued)

Event	RST pin driven low	Logic under reset	Logic not reset	Power-up/down manager output	Information FLAG
Software reset sent by the µC through MSC.	No.	Internal registers Interfaces drivers LB interfaces drivers LB internal registers MSC_act CAN & K-LINE & VRS	Smart reset function Power-up/down manager	MRD=ON VDD5=ON $V3V3 = ON$ VTRACK1,2=ON	N/A
MSC activity watch-dog	No	Interfaces drivers	Internal registers LB interfaces drivers LB internal registers CAN & K-LINE & VRS MSC_act Smart reset function Power-up/down manager	MRD=ON VDD5=ON $V3V3 = ON$ VTRACK1,2=ON	TRANS F

Table 9. Internal reset (continued)

Legend:

Figure 14. RST pin as a function of VDD5 (if CONFIG_REG6 bit3 = Low)

6.4.2 VDD5_UV detection modes

VDD5_UV on RST unmasked without enabling VDD5_UV on MSC-SDO

Mode 1 is the default mode. A VDD5 UV event crates a reset of the whole system which has the advantage that no special undervoltage topics concerning system behavior has to be cared about. Disadvantage concerns requirements for being functional down to low U_{hat} .

Masking VDD5_UV on RST without enabling VDD5_UV on MSC-SDO

Advantage of this **mode 2** is that the system remains fully functional even in a VDD5_UV condition. This is especially interesting for systems whose requirements are to be functional down to low U_{hat} . However it must be considered that also external components are still functional at low U_{bat}. In **mode 2** a VDD_UV condition is only detected by polling the monitoring flag CRK_RST.

Masking VDD5_UV on RST and enabling VDD5_UV output on MSC-SDO

Advantage of this **mode 3** compared to **mode 2** is that a VDD5_UV event is detected fast as no software polling of MSC register flag is necessary. This might be useful for external functions who must be reset fast in case of a VDD UV event. Advantage compared to **mode 1** is that the μ C is not reset and therefore VDD5 UV recovery can be performed faster.

If a VDD5 UV event occurs, MSC-SDO will go to low level. SDO will keep low permanently even if VDD5 recovers. So it is guaranteed that even short VDD5_UV events are not missed. The VDD5_UV condition is detected due to a MSC-SDO low pulse longer than the length of an upstream frame. Upon detection the µC will have to go to its VDD5_UV handling routine. There the µC will at first have to disable output of VDD5_UV on SDO for re-enabling MSC communication and then start polling the CRK_RST flag to check if undervoltage condition has healed or not. When undervoltage condition has healed and CRK_RST flag is back to normal, recovery process can continue and the output of VDD5_UV on MSC-SDO is enabled again for fast detection of an eventual next VDD5_UV condition.

6.5 Thermal shut down

There are 4 temperature sensors:

- OT1 for VTRK1,2
- OT2 for OUT1...10, OUT13...20, OUT21...28, IGN1...4.
- OT3 for MRD
- OT4 for V3V3

When OT1 is higher than θ_{junction} for t_{OT} time VTRK1,2 are switched off if they are in current limitation.

When OT1 is lower than θ_{junction} - $\theta_{\text{HYSTERESISv}}$ for t_{OT} time, the device should return to normal operation automatically.

When OT2 is higher than θ_{iunction} for t_{OT} time all the OUTx and IGNx are switched off.

When OT2 is lower than junction - $\theta_{HYSTERESISV}$ for t_{OT} time, the device should return to normal operation automatically.

When OT3 is higher than θ_{iunction} for t_{OT} time the MRD is switched off.

When OT3 is lower than θ_{junction} - $\theta_{\text{HYSTERESISV}}$ for t_{OT} time, the device should return to normal operation automatically.

When OT4 is higher than θ_{iunction} for t_{OT} time the V3V3 is switched off if it is in current limitation.

When OT4 is lower than θ_{junction} - $\theta_{\text{HYSTERESISV}}$ for t_{OT} time, the device should return to normal operation automatically.

Thermal warning information from OT1,OT2,OT3,OT4 is latched and communicated by MSC.

Thermal warning information is reset when it is read.

The latch behavior affects only flags bit, while drivers and supplies use the OTx just after the filter to return to normal operation.

Parameter	Value	Unit		
θ junction	165 to 185	°C		
θ HYSTERESIS	$5 - 10$	°C		
	20	μs		

Table 12. Temperature information

6.6 Voltage regulators

Figure 15. Structure regulators diagram

The structure of regulators is showed in the above figure.

The 5 V voltage is obtained through a linear regulator using an external N-Mos. The precision is \pm 2% with Imax = 400 mA. The high precision is obtained with a pre-trimmed reference voltage. The under-voltage condition is monitored through the Smart Reset circuit. In addition there is an overvoltage monitor that after t_VDD5_OV time switches off the drivers except the MRD, OUT13, OUT14, OUT21, OUT25. To switch on again the output it is necessary to send again the START command and to write the CONTROL registers.

It is present a VDD5 over voltage flag, VDD5_OV, that is latched and cleared after reading. This flag does not inhibit the drivers switch on.

The 3.3 V voltage is obtained through a linear regulator. The precision is \pm 2% with $Imax = 100$ mA.

Over-current protection is provided and operates together with thermal sensor OT4.

The condition that switches off the V3V3 is the logic and of both Thermal Warning and Over Current.

The under-voltage condition is monitored and the non latched information is available V3V3_UV bit.

VTRK1, 2 are two voltage regulators in tracking $(\pm 20 \text{ mV})$ with the VDD5 voltage for Sensors Supply. They can supply sensors with a Imax = 100 mA. The output voltages can be used in parallel.

VTRK supplies are protected from over voltage due to short to VB with back to back protection and non latched information is available VTRACK_DIAG bit.

Over-current protection is provided as well and operates together with thermal sensor OT1.

The condition that switches off the VTRK 1, 2 is the logic of thermal warning and over current.

DocID027452 Rev 5 39/170

The non latched information is available for overload and over temperature conditions in VTRACK_DIAG bit.

If the VB voltage is lower than regulated VDD5 and higher than 4.15 V the value of VDD5 and VTRK1, 2, could be calculated by the following method:

 $V_{DPVDD5} = (Rds_{on \, ExtNmos}) \cdot (I_{VDD5} + I_{V3V3})$

 $V_{DPvtrk1}$ = (Rds_{onVTRK1}) · I_{VTRK1}

 $VDP_{vtrk2} = (Rds_{onVTRK2}) \cdot I_{VTRK2}$

 $VDD5$ = $VB-(V_{DPVdd5})$

VTRK 1, 2 = VB- $(V_{DPVtrk1.2})$

While V3V3 keeps working as expected till VB = 4.15 V

Pin	Symbol	Parameter	Min	Typ	Max	Suggested part number					
V3V3	C_{V3V3}	External V3V3 capacitor	$1 \mu F$		$10 \mu F$	C2012X7R1E105K--1 µF C1608X7R1C105K--1 µF C3216X7R1H105K--1 µF C3225X7R1E106K--10 µF C3225X7R1C106K--10 µF					
СP	CP	External charge pump capacitor	$-20%$	100 _n F	$+20%$						

Table 13. Voltage regulators external components required (continued)

Capacitor legend:

 $1H \rightarrow 50 V$

 $1E \rightarrow 25 V$

 $1C \rightarrow 16 V$

 $X7R \rightarrow -40$ to 125 °C ±15%

K \rightarrow -40 to 125 °C ±10%

Note: Others N-MOSFET can be used provided that they have similar threshold voltage and input capacitance; however regulator transient performances may have deviation to be checked.

PCB layout Note: The Cin capacitor on VB line should be put as close as possible to the drain of external MOS. The suggestion PCB layout is as below.

1. Min. load on regulator output is Vtrk1 = 1 mA,Vtrk2 = 1 mA,V3V3 = 5 mA,VDD5 is open.(5 mA on V3V3 is from VDD5)

Figure 18. VB overvoltage diagram

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	SVR _{VDD5}	Supply voltage 5 V rejection	C_{out} = 10 µF; 4 Vpp, VB mean $9 V, f = 20 kHz$	40		\overline{a}	dB
	VDD_OS	Max overshoot at switch on	V_{bat} = 18 V C _{out} = 1 µF $R_{\text{out}} = 100 \Omega$	$\overline{}$	\overline{a}	5.2	V
VDD ₅ VDD_G		Max overshoot exiting from cranking	Not tested, is guaranteed by design.			5.2	V
	Tdelay_REG		Tested by scan ⁽¹⁾	0.75	$\mathbf 1$	1.25	ms
	VDD UV low	VDD5 under voltage low threshold		4.5	\overline{a}	VD _{D5} (typ.) $-150mV$	V
	VDD_UV_hys	VDD5 under voltage hysteresis		50			mV
	VDD_UV_high	VDD5 under voltage high threshold		4.5		VDD ₅ (typ.) -40 mV	\vee
	VDD_OV_high	VDD5 over voltage high threshold		5.8	-	6.2	V
	VDD_OV_hys	VDD5 over voltage hysteresis		310		460	mV
	VDD_OV_low	VDD5 over voltage low threshold		5.5	\overline{a}	5.9	\vee
	t_VDD5_OV	VDD5 overvoltage filter time	Tested by scan ⁽¹⁾	75	100	125	μs
	TfUV_Reset	VDD5 under voltage reset filter	Tested by scan ⁽¹⁾	25	50	75	μs
	VDD_G	External device voltage at pin VDD_G	$VB = 4.5 V$	9.5		\overline{a}	V
	Vgs_clamp	External N-DMOS Vgs clamp	Iclamp = 20 mA		VDD ₅ $+10$		V
	Ig	Driver capability	$VB = 6-18 V$ Open loop, $VDD5 = VDD_G = 0 V$	500			μA
	lg_rdson	Driver capability	$VB = 4.5 V = VDD$ G, open loop, $VDD5 = 0 V$ (charge pump current capability to keep ext MOS in Rdson mode during crank)	160			μA
	Fcp	Oscillator frequency	$VB = 6-18 V$	Fcp (typ.) -5%	9.984	Fcp (typ.) $+5%$	MHz

Table 15. Linear 5 V regulator electrical characteristics (continued)

1. All tests by scan parameters have 25% tolerance.

6.7 Charge pump

The L9779WD charge pump could be active if the battery supply voltage is smaller than 12 V or be permanently active by setting the capful bit enable or disable. Charge pump provides a permanent voltage of at least 5 V above Ubat when Ubat is higher than 6 V with an external load current at pin CP of 50 μ A additional to the L9779WD internal loads.

Once Ubat overvoltage is detected (VB OV th > 28 V), the charge pump will be switched off automatically no matter the cp_off bit status.

Figure 19. VDD5 overvoltage diagram

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	AVTRK	Output voltage tracking error	$VB = 6-18 V$ 1 mA < I_{VTRK} < 100 mA	VDD ₅ -20		VDD ₅ $+20$	mV
	VTRK_MAX	Output current limitation VTRK1,2	$VTRK = -1V$	160		400	mA
	V _{LINE trk}	Line regulation voltage VTRK	$VB = 6-18 V$ 1 mA < I_{VTRK} < 100 mA Ctrk = $1 \mu F$			20	mV
	V _{load trk}	$VB = 6-18 V$ Load regulation voltage VTRK 1 mA < I_{VTRK} < 100 mA Ctrk = $1 \mu F$				20	mV
VTRK 1	I _{sink_VTRK}	Short circuit reverse current	Output shorted to Vbat +2 V			4	mA
VTRK_2	I TH UVTRK	Over current threshold VTRK	$VB = 6-18 V$	101	\blacksquare	VTRK MAX	mA
	V _{TH_OVTRK}	V threshold over voltage VTRK	Ramp on tracking output	5.3		$\overline{}$	\vee
	$\textsf{SVR}_\textsf{VTRK}$	Supply voltage tracking rejection	C_{out} = 4.7 µF; VDD5 = 5 V 4 Vpp, VB mean 9 V, $f = 20$ kHz	40			dB
	Rds_{on}		$VB = 4.8 V;$ $I_{VTRK1,2} = 100 \text{ mA}$			3600	$m\Omega$
		Over shoot during power up	Cload \geq 470 nF tested with $1 \mu F$			5.5	\vee
	Vos		Cload < 470 nF tested with 100 nF			6	\vee
	$V_{ov_f filter}$	Over voltage filter time	Test by scan	48	64	80	μs

Table 17. 5V tracking sensor supply electrical characteristics

6.8 Main relay driver

Figure 22. Main relay driver controlled by L9779WD

6.8.1 Main relay driver functionality description

Main relay driver MRD is controlled by L9779WD depending on the voltage levels at pins KEY ON, VB and the power latch mode set by the µC as described in the previous sections.

The output stage MRD for main-relay-control is realized with a low-side-switch with integrated clamping at VCL voltage realized with a zener diode.

When VB is present (VB>VB LV) the MRD driver is protected, in ON condition, against the over temperature fault. When the temperature is above junction the MRD is switched off. After $\theta_{HYSTERESIS}$ the MRD returns to normal operation automatically.

In case of MRD short to battery without VB present i.e. during start-up sequence, when the current exceeds the IOVC value, this pin will be switched off after a certain filter time TFILTEROVC; to turn on MRD again it is necessary a high to low transition on KEY_ON pin. Refer to scenario 5 (*[Figure 29](#page-51-0)*).

In case of MRD short to battery with VB present i.e. during normal mode, when the current exceeds the IOVC value, this pin will be switched off after a certain filter time TFILTEROVC; the uC can try to turn on the MRD using the command MRD_REACT until the VB voltage is above VB_UV. Below this threshold the MRD retries to switch on, then if the fault is still present the MRD switches off and to turn it on again it is necessary a high to low transition on KEY_ON pin. Refer to scenario 6-7-8 (*[Figure 30](#page-52-0)*, *[31](#page-52-1)* and *[32](#page-53-0)*).

In every condition the bit MRD_OVC reports that the MRD is currently off due to a previous over current event.

Diagnosis of MRD short to ground may be done as described in the power up/down management unit, switching off the MRD keeping alive all other regulators.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	R_{DS-on}	Drain -source resistance	$I_{load} = 0.4$ A; Vbat = 0 & 13.5V			2.4	Ω
	IOUT_{IK MRD}	Output leakage current	Vpin = 13.5 V; Vbat = 0 & 13.5V			10	μA
	VS/R	Voltage S/R on/off	$R = 21 \Omega$, C = 10 nF; Vbat = 0 & 13.5 V	1		10	$V/\mu s$
	Vcl	Output clamping voltage	Vbat = $0 & 13.5 V$	42		55	\vee
MRD	Imax	Output current	Design info			0.6	A
	IOVC	Over current threshold	Vbat = 0 & 13.5 V	0.7		1.4	A
	TFILTEROVC	Over current filtering time	Test by SCAN	5.25	$\overline{7}$	8.75	us
	VB_UV	VB threshold for MRD active	Vbat = 0 & 13.5 V			4.15	\vee
	PW _{clampSP}	Clamp single pulse ATE test	$Iload = 0.5 A$; single pulse			15	mJ
	PW _{clampRP}	Clamp repetitive pulses reliability test	$Iload = 0.25 A$ Freq =1 Hz; 1 Mpulse			4	mJ

Table 18. Main relay driver electrical characteristics

6.8.2 MRD scenarios

Figure 25. Scenario 2: Standard on/off MRD driver with power latch mode bit PSOFF = 0

Figure 26. Scenario 3a: Deglitch concept on KEY_ON at start-up

Figure 27. Scenario 3b: Deglitch concept on KEY_ON during ON phase

Figure 29. Scenario 5: MRD overcurrent without VB

52/170 DocID027452 Rev 5

Figure 30. Scenario 6: permanent MRD overcurrent with VBPOR restart

Figure 31. Scenario 7 (temporary MRD overcurrent with VB POR restart)

Figure 32. Scenario 8 (temporary MRD overcurrent with VB µC commands restart)

6.9 Low-side switch function (LSa, LSb, LSd)

6.9.1 LSa function OUT 1 to 5 (Injectors)

Figure 33. LSa function OUT 1 to 5 (Injectors)

LSa functionality description

LSa are 5 protected low-side drivers with diagnosis and over current protection circuit.

They are driven via MicroSecond Channel interface.

The maximum current for OUT1 to 4 is 2.2 A while for OUT5 is 3 A.

When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSa is switched off.

When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

The turn on/off time is fixed and the slew-rate is controlled.

Max Cload = 20 nF.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	$R_{DS-on\;LSa}$	Drain source resistance	$I_{load} = 1.25 A$			0.72	Ω
OUT	$IOUT_{lk}$	Output leakage current	Vpin = 13.5 V			10	μA
	VS/R	Voltage S/R on/off	Load: 8Ω , 10 nF From 80% to 30% of V_{OUT}	$\overline{2}$		6	$V/\mu s$
	VS/R GateKill	FAST VR/S off when an OVC fault happens	Load: 8Ω , 10 nF From 80% to 30% of V_{OUT}	5		20	$V/\mu s$
1 to 5	Turn-on LSa	Turn-on delay time	From command to 80% VOUT, Load: 8Ω , 10 nF			6	μs
	T _{Turn-off} LSa	Turn-off delay time	From command to 30% VOUT, Load: 8Ω , 10 nF			6	μs
	Vcl	Output clamping voltage	$Iload = 1.25 A$	53	58	63	V
	PW_{clampSP}	Clamp single pulse ATE test	I_{load} = 1.25 A single pulse			25	mJ

Table 19. LSa electrical characteristics

Table 19. LSa electrical characteristics (continued)

Table 20. LSa diagnosis electrical characteristics

For OUT 5 only the following parameters are different with respect to OUT1 to 4.

6.9.2 LSb function OUT6, 7 (O2 heater)

LSb functionality description

LSb are 2 protected low-side drivers with diagnosis and over current protection circuit.

They are driven via MicroSecond Channel interface.

The turn on/off time is fixed and the slew-rate is controlled.

When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

The turn on/off time is fixed and the slew-rate is controlled.

Max Cload = 20 nF.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	PW _{clampRP}	Clamp repetitive pulses Freq = 5 Hz Reliability Test	Tc ≤ 30 °C; I_OUT_n ≤ 1.8 A 13 Mio cycles			7.5	
			Tc \leq 65°C; I_OUT_n \leq 1.4 A 130 Mio cycles			4	
			Tc \leq 80°C; I_OUT_n \leq 1.4 A 214 Mio cycles			4	
			Tc ≤ 100°C; I_OUT_n ≤ 1.4 A 175 Mio cycle			4	mJ
OUT 6, 7			Tc≤ 115°C; I_OUT_n ≤ 1.4 A 45 Mio cycle			4	
			Tc ≤ 130°C; I_OUT_n ≤ 1.0 A 65 Mio cycle			3	
			Tc ≤ 145°C; I_OUT_n ≤ 1.0 A 6 Mio cycle			3	
	Reverse voltage	Body diode reverse current voltage drop	$I = -5A$	-1.3	-1	-0.5	\vee

Table 22. LSb electrical characteristics (continued)

Table 23. LSb diagnosis electrical characteristics

6.9.3 LSc function OUT19, 20 (low current drivers)

Figure 35. LSc function OUT19, 20 (low current drivers)

LSc functionality description

LSc are 2 protected Low-Side drivers with diagnosis and over current protection circuit. The off state diagnosis (open load and short to GND) detection can be switched off by OFF_LCDR bit.

They are driven via MicroSecond Channel.

When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSc is switched off.

When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

The turn on/off time is fixed. During turn-off the slope is fixed by external RC load.

Max Cload = 20 nF.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	R _{DS-on LSc}	Drain source resistance	$lload = 50 mA$			20	Ω
	$IOUT_{lk}$	Output leakage current	Vpin = 13.5 V @hot			10	μA
	T _{Turn-on} _LSb	Turn-on delay time	From command to 80% V _{OUT} ; Load: 250 Ω , 10 nF			5	μs
	T _{Turn-off} LSb	Turn-off delay time	From command to 30% V _{OUT:} Load: 250 Ω, 10 nF			5	μs
OUT 19, 20	V_{cl}	Output clamping voltage	$Iload = 50 mA$	40	45	50	V
	PW _{clampSP}	Clamp single pulse ATE test				3.5	mJ
	PW _{clampRP}	Clamp repetitive pulses Reliability Test	Tc \leq 145 °C; OUT n ≤ 0.03 A 0.5 Mio cycles			0.2	mJ
	Reverse current	Body diode reverse current voltage drop	$= -50$ mA	-0.5	-1	-1.1	\vee

Table 24. LSc electrical characteristics

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	I_{OVC}	Over current threshold		70		130	mA
	T _{FILTEROVC}	Over current filtering time	Tested by scan	$\overline{2}$	4	5	μs
	TFILTERdiagoff	Filtering open load and short to GND diag. off	Tested by scan	35	50	65	μs
	Td_mask	Diagnosis mask delay after switch-off	Tested by scan	300	-	500	μs
	V_{HVT}	Open load threshold voltage		V _{Outopen} $+160mV$		3	\vee
	V _{Outopen}	Output open load voltage		2.3		2.7	\vee
OUT19,20	V_{LVT}	Output short-circuit to GND threshold voltage		1.9		V _{Outopen} $-200mV$	\vee
	I_{OUT_PD}	Output diagnostic pull down current Off state	Vpin = $5V$	50		110	μA
	l _{OUT_PU}	Output diagnostic pull up current Off state	Vpin = $1.5 V$	110	160	210	μA
	I _{topen}	Open load threshold current -		30		110	μA
	$V_{S/R ON}$	Voltage R On	$R = 270 \Omega$	$\overline{2}$		6	$V/\mu s$
	$V_{S/R OFF}$	Voltage R Off	$Cload = 10 F$ From 80% to 30% of V _{OUT}	5		14	$V/\mu s$

Table 25. LSc diagnosis electrical characteristics

6.9.4 LSd function OUT13 to 18 (relay drivers)

Figure 36. LSd function OUT13 to 18 (relay drivers)

LSd functionality description

LSd are 6 protected Low-Side drivers with diagnosis, and over current protection circuit.

They are driven via MicroSecond Channel interface.

When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSd is switched off.

The turn on/off time is fixed and the slew-rate is controlled.

OUT13 and OUT14 are able to remain active also during crank pulse when the battery voltage on the VB pin goes below the level VB_LV for a period of time THOLD, this time lapse calculation is triggered by the falling edge of RST. In this situation VDD5 is below undervoltage threshold (VDD_UV) and the micro controller is in reset condition. During the THOLD time the VDD5 supply and the micro controller have to recover and take over control of the output. Otherwise the output is switched OFF after the THOLD time.

The low battery functionality can be enabled/disabled through bit OUT13_EN_LB and OUT14_EN_LB of CONF_REG7.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
OUT	PW_{clampSP}	Clamp single pulse ATE test	I_{load} = 0.6 A; single pulse			15	mJ
	PW_{clampRP}	Clamp repetitive pulses Freq = 1 Hz (to be verified) Reliability Test	Tc \leq 30 °C; I_OUT_n < 0.45 A 1 Mio cycles			6.5	
			Tc ≤ 80 °C; I OUT $n \leq 0.3$ A 25 Mio cycle			6.5	mJ
13 to 18			Tc $\leq 100^{\circ}$ C; I_OUT_n ≤ 0.3A 20 Mio cycle			6.5	
			Tc \leq 130°C; I_OUT_n ≤ 0.3 A 5 Mio cycle			5.5	
	Reverse current	Body diode reverse current voltage drop	$= -0.6 A$	-0.5	-1	-1.1	\vee

Table 26. LSd electrical characteristics (continued)

Min/Max of Reverse Current will be add after BA characterization.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	R _{open load}	Min resistor value open load detection	Not tested	500			$k\Omega$
	I_{max}	Output current	Not tested	$\overline{}$	0.6		A
	I_{OVC}	Over current threshold	$\overline{}$	1	-	2	A
	TFILTEROVC	Over current filtering time	Tested by scan 2 5 4			μs	
	TFILTERdiagoff	Filtering open load and short to GND diag. off	Tested by scan	35	50	65	μs
OUT	$\mathsf{T}_{\mathsf{d_mask}}$	Diagnosis mask delay after switch-off	Tested by scan	300		500	μs
13 to 18	V_{HVT}	Output voltage ok range threshold		V _{Outopen} $+120mV$		3	μs
	VOUTOPEN	Output open load voltage	Open load condition	2.3		2.7	\vee
	V _{LVT}	Output short-circuit to GND threshold voltage		1.9		V _{Outopen} $-200mV$	\vee
	l _{OUT_PD}	Output diagnostic pull down current off state	$V_{pin} = 5 V$ 50		110	μA	
	l _{OUT_PU}	Output diagnostic pull up current off state	$V_{pin} = 1.5 V$	-210		-108	μA

Table 27. LSd diagnosis electrical characteristics

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit			
OUT 13 to 18	^I topen	Open load threshold current		30		90	μA			
OUT13, 14	T _{HOLD}	Switch on to off delay during low battery voltage operation	Tested by scan	400		800	ms			
	VB UV	VB voltage threshold for low battery function			-	4.15	V			

Table 27. LSd diagnosis electrical characteristics (continued)

Figure 38. Behavior of OUT13, 14, 21, 25 with VB = VB_LV for a time longer than Thold and with a valid ON condition

Figure 39. Behavior of OUT13, 14, 21, 25 with VB that drops lower than POR threshold during cranking

6.10 LSa, LSb, LSc, LSd diagnosis

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to the table FAULT ENCODING CONDITION).

- short circuit to battery or overcurrent for all the outputs during ON condition.
- open load or short to GND during OFF condition.

The faults are latched and reset every Read Diag operation.

In OFF condition the first fault detected is latched and can be overwritten only by the ON condition fault.

Channel "on"

Short to Vb:

Current diagnosis is the result of a comparison between driver load current and internal IOVC thresholds.

If: I_{LOAD} > IOVC for t > T_{FII TFROVC} the driver is switched off and the fault is set, latched and reset every Read Diag operation.

When the fault occurs the driver is switched off with a controlled slew-rate.

The driver switches on AGAIN in the following conditions:

- If command goes LOW and then HIGH again
- If command remains active the driver is switched automatically on at every Read Diag operation.

Short to GND:

Not available.

Open Load:

Not available.

Channel "off"

Short to Vb:

Not available.

Short to GND & open load:

In open load condition an internal circuit drives the OUTx voltage to VOUTOPEN with a maximum pull-up/down current of IOUT_PU and IOUT_PD.

Diagnosis is done comparing driver output voltage with internal voltage thresholds VHVT and VLVT: if the voltage is below VLVT a short to GND is detected, if the voltage is above VLVT and below VHVT an open load is detected and if the voltage is above VHVT no fault is present.

Diagnosis status is masked for Td_mask time after the off event occurs to allow the output voltage to reach the proper value.

Short to GND and open load are filtered with $T_{\text{FII TFRdiagonff}}$ time.

Diag status is latched and reset at every Read Diag operation.

DocID027452 Rev 5 67/170

For LSc(OUT19,20) the IOUT_PD/IOUT_PU can be switched off by OFF_LCDR bit and therefore the Open Load and Short To GND detections are not available.

Figure 40. LSx diagnosis circuit

Table 28. Fault encoding condition

Figure 41. Fault encoding condition diagram

Figure 42. LSx ON/OFF slew rate control diagram

6.11 Ignition pre-drivers (IGN1 to 4)

DocID027452 Rev 5 69/170

6.11.1 Ignition pre-drivers functionality description

The 4 ignition pre-drivers are push-pull output with diagnosis and over current protection circuit. They can drive IGBT Darlington transistors.

The load is switched on with a current and switched off with I_LS_cont current.

They are driven via MicroSecond Channel.

When Reset_L9779 signal or OUT_DIS bit is asserted, output IGNx becomes high impedance.

By MSC command it is possible to have the low-side stage always off, in this case there is an external pull down resistor that discharges.

The IGNx output in Off phase. This Bit is present in config2(0) and its name is LS_IGN_OFF.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
IGN1 to 4	VDD ₅	Supply voltage range	Info only	4.9	\overline{a}	5.1	V
	Vign	Output voltage high level	l cont = 15 mA	4.35	\overline{a}		\vee
	leak_out	Leakage current		-10	\overline{a}	10	μA
	-I lim	High-side current limitation		19	\overline{a}	33	m _A
	I_LS_cont	LS path continuous current capability	Add also the R _{DSON} Test			30	m _A
	I LS RD S on	LS RDSON		3	۰	14	Ω
	IOVC	High side over current detection		$\overline{7}$	L,	14	m _A
	VLVT	Output short-circuit to Gnd threshold voltage		1.6	1.8	$\overline{2}$	\vee
	Vign scb	SCB detection voltage		VDD ₅ $+0.1V$		VDD ₅ $+2V$	
	lol	OL detection current		100	\overline{a}	850	μA
	T_{don}	Output on delay time	$Clgn = 10 nF$		\overline{a}	10 ¹	μs
	T _{ign_filt}	OVC/Open load diagnosis filter time, Test by scan		50	L,	100	μs
	T_{r}	Output on rise time	$Cign = 10 nF$	$\overline{}$	\overline{a}	10	μs
	T_{doff}	Output off delay time	C lgn = 10 nF	$\overline{}$	L,	10	μs
	T_f	Output off fall time	$Clgn = 10 nF$	$\overline{}$	\blacksquare	10 ¹	μs
	R_{load}	Resistive load	For info only	1	\overline{a}	10	$k\Omega$
	C_{out}	Output capacitance loads	For info only	4		15	nF

Table 29. Ignition pre-drivers electrical characteristics

Figure 44. Ignition-pre drivers (IGN1 to 4) diagram

6.11.2 Ignition pre-driver diagnosis

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to *[Table 28: Fault encoding condition](#page-67-0)*).

The detected faults are:

- IGNx short circuit to battery (SCB)
- IGNx open load (OL)
- IGNx short to GND (SCG)

Short to GND

This diagnosis is made in two different ways based on the status of IGN_DIA_SGEN.

If IGN_DIA_SGEN = 1

When the IGNx is on, if for a time longer than Tign_filt, the current is bigger than IOVC, the short to GND fault is detected and the IGNx output becomes high impedance, the fault is latched and is reset at every Read Diag operation.

If IGN DIA $SGEN = 0$

When the IGNx is on, if for a time longer than Tign_filt, the voltage of IGNx is lower than VLVT, the short to GND fault is detected and the IGNx output becomes high impedance, the fault is latched and is reset at every Read Diag operation.

The high impedance is removed and IGNx is driven by the command:

- after a Read Diag operation
- if command is switched OFF and ON again.

Open load

When IGNt is on, if for a time longer than Tign_filt, the current is below Iol the open-load fault is detected, latched and it is reset at every Read Diag operation. IGNx remains always driven.

DocID027452 Rev 5 71/170

Short circuit to battery

When the load is on, if the voltage of IGNx is bigger than the Vign scb threshold for a time longer than Tign_filt the SCB fault is detected and the output IGNx becomes high impedance.

When the load is off, if the voltage of IGNx is bigger than the Vign scb threshold for a time longer than Tign_filt the SCB fault is detected and the output IGNx becomes high impedance.

The SCB fault has a higher priority with respect to the OL fault.

According to the IGN_DIA_MODE bit, two behaviors are possible:

1. Latch mode

The fault is latched and is reset at every Read Diag operation.

The high impedance is removed and IGNx is driven by the command:

- after a Read Diag operation
	- if the command is switched OFF and ON again.
- 2. No latch mode

The fault is not latched and if the voltage of IGNx is lower than the Vign scb threshold for a time longer than Tign filt the fault state disappears and the high impedance is removed.

6.12 External MOSFET gate pre-drivers

2x external N-MOS gate drivers are available.

Figure 45. External MOSFET gate pre-drivers circuit

The pre-drivers are designed with the following diagnostic features:

- Open load detection during off state
- Short circuit detection during on state
- Programmable drain threshold and filter time for short fault detection.

By monitoring the drain voltage of the external MOS each pre-driver is able to detect an open load and short to GND in the off state and a shorted load to VB in the on state. All faults are reported through MSC communication.

An open load fault is detected when the drain voltage is less than the Vopen threshold. A shorted load fault is reported when the drain voltage is greater than the programmed threshold voltage for a time longer than the tshort programmed time. The output is switched off and the fault bit is set.

The filter time and threshold voltage are programmed through MSC.

A suitable clamping device must be put external in order to protect the device.

1. 0.172 for OUT8.

6.12.1 External MOSFET gate pre-drivers diagnosis

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to the *[Table 28: Fault encoding condition](#page-67-0)*).

- Short circuit to battery or overcurrent for all the outputs during ON condition.
- Open load or short to GND during OFF condition.

The faults are latched and reset at every Read Diag operation.

In "off" conditions the first fault detected is latched and can be overwritten only by the ON condition fault.

Channel "on"

Short to Vb:

Current diagnosis is the result of a comparison between Drain pin voltage and the internal Vshort threshold selected by MSC.

If: Vdrain> Vshort for $t > T_{\text{SHORT}}$

the driver is switched off and the fault is set, latched and reset at every Read Diag operation.

When the fault occurs the driver is switched off with a controlled slew-rate.

The drivers switches on AGAIN in the following conditions:

- If command goes LOW and than HIGH again
- If command remains active driver is switched automatically on at every Read Diag operation.

Short to GND:

Not available.

Open load:

Not available.

Channel "off"

Short to Vb:

Not available.

Short to GND and open load:

In open load conditions an internal circuit drives the DRAINx voltage to VOUTOPEN with a maximum pull-up/down current of IOUT_PU and IOUT_PD.

Diagnosis is done comparing driver output voltage with internal voltage thresholds VHVT and VLVT: if the voltage is below VLVT a short to GND is detected, if the voltage is above VLVT and below VHVT an open load is detected and if the voltage is above VHVT no fault is present.

Diagnosis status is masked for Td_mask time after the off event occurs to allow the output voltage to reach the proper value.

Short to GND and Open load are filtered with $T_{\text{FILTERdiagon}}$ time.

Diag status is latched and reset every Read Diag operation.

6.13 Configurable power stages (CPS) (OUT21 to 28)

6.13.1 Configurable power stages functionality description

L9779 has 4 low-side N-channel power stages and 4 high-side P-channel power stages [OUT21 to OUT28] that can be arranged as follows using the CPS_CONF1,2 bit (default Hbridge):

 Eight individual power stages (four low-side and four high-side power stages). Low side can be connected in parallel (in pair) to obtain a low side driver with about 0.75 Ω R_{dson} resistance:

OUT22 with OUT24 and OUT27 with OUT28.

For three reasons outputs are switched in parallel:

- a) to increase current capability (please see electrical characteristic)
- b) to reduce power dissipation (please see electrical characteristic)
- c) to increase clamp energy capability (please see electrical characteristic) The max. clamping energy is probably less than the sum of the corresponding max. clamping energies.

Parallel connection of Low-side power stages is possible as the control bit to turn-on and off the power stages is allocated in the same register. Unlike the H-bridge configuration, no coherency check is done.

OUT21 and OUT25 are able to remain active also during crank pulse during which the battery voltage on the VB pin goes below the level VB_LV for a period of time THOLD, this time lapse calculation is triggered by the falling edge of RST In this situation VDD5 is below undervoltage threshold (VDD_UV) and the micro controller is in reset condition. During the THOLD time the VDD5 supply and the micro controller have to recover and take over control of the output. Otherwise the output is switching to OFF condition after the THOLD time.

The low battery functionality can be enabled/disabled through bit OUT21_EN_LB and OUT25_EN_LB of CONF_REG7.

For the behavior of OUT21, 25 during cranking refer to behavior of OUT13, 14.

76/170 DocID027452 Rev 5

Note: The bit OUT21,25_EN_LB has priority over CPS_CONFx bit, this means that if one of OUT21,25 EN_LB is set to 1 the OUT21...28 become independent power stages.

> Two H-Bridge for stepper motor driving (no half-bridge arrangement is possible). The over current threshold is the same as the single power stages.

When configured for stepper motor driving the motor movement is controlled through bit EN, DIR and PWM (see *[Table 31](#page-76-0)*).

In stepper motor configuration HS and LS power stages (OUT21...OUT28) can be used as single power stages, and any of them can be connected in parallel to each other (same type).

If the bit EN=1, the writing of bit PWM from 0 to 1 lead to the next step of the turn on sequence. The writing of bit PWM to 0 left unchanged the MOS of the bridge that is ON. The step is done only if the PWM bit goes from 0 to 1.

The order of the turn-on sequence is defined by the bit DIR.

PWM	EN	DIR	H-bridge 1 Power on	H-bridge 2 Power on
\times	Ω	X	None	None
			OUT21, OUT24	OUT26, OUT27
			OUT21, OUT24	OUT25, OUT28
			OUT23, OUT22	OUT25, OUT28
			OUT23, OUT22	OUT26, OUT27
		0	OUT21, OUT24	OUT26, OUT27
		Ω	OUT23, OUT22	OUT26, OUT27
		0	OUT23, OUT22	OUT25, OUT28
		0	OUT21, OUT24	OUT25, OUT28

Table 31. Configuration of the stepper motor

The initial stepper position, after power-on, is the one with OUT21 and OUT24 ON in Hbridge1 and with OUT26 and OUT27 ON in Hbridge2.

If configured as H-bridges the internal logic prohibits that the low-side and the high-side switch of the same half-bridge will be switched on simultaneously.

In the below diagram the stepper motor operation is available.

Figure 46. Stepper motor operation diagram

The writing of DIR bit and PWM bit cannot be done in the same time, at least two consecutive MSC frames are necessary.(if done the stepper will move one step in the old direction).

The writing of EN bit and PWM bit cannot be done in the same time, at least two consecutive MSC frames are necessary. (If done it is supposed that only the EN bit has been received).

H-bridge1	Comment	Nominal current	Ron max	Switch off current (min.)	Clamping (typ.)
OUT ₂₃	High-side P-Ch	0.6A	1.5Ω	1 A	N/A
OUT ₂₄	_ow-side N-Ch	0.6A	1.5Ω	1 A	45 V

Table 32. H-bridge1 configurable power stages OUT [21 to 24] (continued)

Table 33. H-bridge2 configurable power stages OUT [25 to 28]

H-bridge2	Comment	Nominal current	Ron max	Switch off current (min.)	Clamping (typ.)
OUT ₂₅	High-side P-Ch	0.6A	1.5Ω	1 A	N/A
OUT ₂₆	High-side P-Ch	0.6A	1.5Ω	1 A	N/A
OUT ₂₇	Low-side N-Ch	0.6A	1.5Ω	1 A	45 V
OUT ₂₈	Low-side N-Ch	0.6A	1.5 Ω	1 A	45 V

Figure 48. Configurable power stages OUT [25 to 28] can be configured to create the H-bridge2

Stepper counter

In order to keep trace of the stepper movement in L9779WD a 10-bit register is available (5 bits in the STEP_CNT_H and 5 bits in the STEP_CNT_L)

The value of this register after the power-up is 512 and:

- with DIR=1 the value is increased by one for each step of the motor
- with DIR=0 the value is decreased by one for each step of the motor.

When the counter reaches the max or min value it remains at that value unless the direction is inverted.

In the STEP_CNT_H and STEP_CNT_L registers there are two bits used to check if the content of the register is referred to the same motor step.

The stepper counter is reset by power-on reset and software reset.

Figure 49. Stepper counter diagram

Driver parallel configuration

Low side drivers can be connected in parallel to increase the current driving capability. High side drivers behave similarly.

Configurations are set by CONFIG_REG7 and CONFIG_REG10.

6.13.2 Diagnosis of configurable power stages (CPS)

All CPS have fault diagnostic functions:

- Short-circuit to battery voltage: (SCB) can be detected if switches are turned on
	- Short-circuit to ground: (SCG) can be detected if switches are turned off
- Open load: (OL) can be detected if switches are turned off
	- Over temperature: (OT) will be detected with the general thermal warning(OT2)

Diagnosis is different for configuration as full-bridges or as single power stages. The faults are coded in different way and are stored in diagnostic registers.

In each configuration the registers can be read via MSC. With the beginning of each read cycle the registers are cleared automatically.

80/170 DocID027452 Rev 5

In each configuration there is one central diagnostic bit F2 for fault occurrence at any output.

6.13.3 Diagnosis of CPS [OUT21 to OUT28] when configured as H-bridges

Stepper motor driver OFF diagnosis (output in high impedance state).

In OFF condition Short to GND/Short to VB or Open Load condition is continuously detected through a deglitch filter Tdgc_off, after Tmask_step masking time to filter ON/ OFF transition. To avoid false diagnostic due to motor residual movement, the off command (EN bit=0) must be sent Tsettle time after the last valid on command PWM bit written to 1 (one couple of HS and LS switched on). A fault longer than deglitch time is latched.

Off state diagnostic fault can be overwritten by on state fault.

Off state fault does not prevent the stepper from switching on. The latched fault is cleared by reading the diagnosis data registers via MSC - and so resetting the diagnosis registers.

An Off state due to a wrong command sent by MSC interface does not activate the Off diagnosis.

Stepper motor driver ON diagnosis (Output driven by MSC CONTR_REG bit)

In ON condition when over current fault is detected and validated after digital filtering time Tdgc_ON, the bridge is turned OFF and the fault is latched. The bridge is turned ON again by MSC command. The latched fault is cleared by reading the diagnosis data registers via MSC and so resetting the diagnosis registers.

Over current fault has higher priority over OFF condition faults.

Each Bridge has dedicated fault diagnosis register DIAG_H1, DIAG_H2.

In ON condition if the current in the load current is lower than I_OPEN_LOAD for a time longer than Tdgc_ol_on, an Open load condition is detected

It could be necessary two steps of the stepper motor operation to detect the real kind of fault, in this case as first diagnosis the fault is "Fault detection running" and with the next PWM command it is possible to understand if the fault is an OPEN LOAD or an OVERCURRENT/SHORT to GND.

The Faults "DETECTION_RUNNING" & "OPEN LOAD" are latched during the during rise & fall edge of low-side driver command, if the fault disappeared during these phases the fault condition is no latched:

- The FAULT DETECTION RUNNING is no latched, the fault comes back to 0 if the current becomes higher than open load threshold, before the switch off of low-side driver.
- The FAULT OPEN LAOD is no latched, the fault comes back to 0 if the current becomes higher than open load threshold, before the switch off of low-side driver.

A diagnostic read will clear the "fault detection running" flag. Anyway the diagnostic will restart.

Figure 50. Stepper motor driver "off" diagnosis time diagram

Note: this wave shows the I/V relationship of pin current and pin voltage when OUTA(OUTC) short to OUTB(OUTD) and force the pin voltage from 0 V to VB in typical condition. For example, when pin voltage of OUTA = OUTB = 1.5 V, the pull up/down current is about -50 µA for OUTA and about 14 µA for OUTB. When pin voltage of OUTA = OUTB = 5 V, the pull up/down current is about 40 µA for OUTA and about 220 µA for OUTB.

Figure 54. Short to GND detection during "on" phase

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit		
OUT2128	Tmask step		Test by scan	$-25%$		$+25%$	ms		
	Tsettle	-	For information only; No tested	100			ms		
	T PWM	Operating frequency	For information only; No tested	50			μs		

Table 34. Stepper configuration electrical characteristics (continued)

6.13.4 Diagnosis of CPS [OUT21 to OUT28] when configured as single power stages

For the low side the diagnosis is the same as LSd.

For the high side the diagnosis is described below.

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to *[Table 28: Fault encoding condition](#page-67-0)*).

- Short circuit to battery or overcurrent for all the outputs during ON condition.
- Open load or short to GND during OFF condition.

The faults are latched and reset at every Read Diag operation.

In OFF condition the first fault detected is latched and can be overwritten only by the ON condition fault.

Channel "on"

Short to GND:

Current diagnosis is the result of a comparison between driver load current and internal Ilimit thresholds.

If:

 I_{LOAD} > I_{OVC} for t > $T_{\text{FILTEROVC}}$

the driver is switched off and the fault is set, latched and reset at every Read Diag operation.

When the fault occurs the driver is switched off with a controlled slew-rate.

The Drivers switches on AGAIN in the following conditions:

- $\overline{-}$ If command goes inactive and then active again
- If command remains active driver is switched automatically on at every Read Diag operation.

Short to VB:

Not available.

Open load:

Not available.

Channel "off"

Short to GND:

Not available.

Short to VB & open load:

In open load condition an internal circuit drives the OUTx voltage to VOUTOPEN with a maximum pull-up/down current of IOUT_PU and IOUT_PD.

Diagnosis is done comparing driver output voltage with internal voltage thresholds VHVT and VLVT: if the voltage is above VHVT a short to VB is detected, if the voltage is above VLVT and below VHVT an open load is detected and if the voltage is below VLVT no fault is present.

Diagnosis status is masked for Td_mask time after the off event occurs to allow the output voltage to reach the proper value.

Short to GND and Open load are filtered with $T_{\text{FILTERdiagonff}}$ time.

Diag status is latched and reset at every Read Diag operation.

Figure 55. Short to VB & open load diagram

Electrical and diagnosis characteristics of [OUT22], [OUT24], [OUT27], [OUT28] when configured as single power stages

Same parameter and diagnosis function as LSd.

Electrical characteristics of [OUT22], [OUT24], [OUT27], [OUT28] when configured as single power stages connected in parallel

When the low side drivers are connected in parallel (in pair) to obtain a low side driver with a lower resistance, OUT22 with OUT24 and OUT27 with OUT28, the following parameters should be considered:

1. Not to be tested, already covered by single low side measure and guaranteed by design.

Electrical characteristics of [OUT21], [OUT23], [OUT25], [OUT26] when configured as single power stages

If necessary an external free-wheeling diode must be used for the High side drivers.

 Table 37. Electrical characteristics of [OUT21], [OUT23], [OUT25], [OUT26] when configured as single power stages

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	^I max	Output current	Not tested	$\overline{}$	0.6		A
	$R_{DS-on\,LSd}$	Drain source resistance	$Iload = 0.6 A$	$\overline{}$	\blacksquare	1.5	Ω
Out 21,23,25,26	$IOUT_{lk}$	Output leakage current	Vpin = GND, $VB = 13.5 V$	$\overline{}$		10	μA
	VS/R	voltage S/R on/off	$R = 21 \Omega$, C = 10 nF; from 70% to 20% of V _{OUT}	$\overline{2}$		6	
	T _{Turn-on} _LSd	Turn-on delay time	From command to 70% V_{OUT} Load: 21 Ω , 10 nF			6	μs
	T _{Turn-off} LSd	Turn-off delay time	From command to 20% V_{OUT} Load: 21 Ω , 10 nF			6	μs

Diagnosis characteristic of [OUT21], [OUT23], [OUT25], [OUT26] when configured as single power stages

Table 38. Diagnosis characteristic of [OUT21], [OUT23], [OUT25], [OUT26] when configured as single power stages (continued)

Note: When power stages are configured in parallel mode, some parameters change depending on CONFIG_REG7 and CONFIG_REG10 registers (refer to register configuration [Table 39](#page-89-0) & [40\)](#page-89-1).

(CPS) CONFIG_REG10 (WR_CPS command 110011)

Table 39. CPS table single mode parallelism

Table 40. CPS table combined mode parallelism

Note: When those four single Lside and four single Hside are configured as parallel configuration, for example 2 single Lside stage to 1 Lside stage or 4 single Lside stage to 1 Lside stage, the Rdson could be 1/2 or 1/4 as one single stage, the over current threshold could be roughly double or 4 times as single stage, but the over current detected filter time will be increased to 2 times as single stage from 4 µs typical to 8 µs typical by L9779WD itself, because each single stage will switch on its own overcurrent threshold no matter the configuration for off stage diagnostic, all thresholds will be kept as single stage whatever the configuration of those 4 Lside/Hside.

6.14 ISO serial line (K-LINE)

Figure 56. ISO serial line (K-LINE) circuit

6.14.1 ISO serial line (K-LINE) functionality description

The ISO serial line is an interface containing one bidirectional line for communication between the µP and an external diagnosis tester or anti-theft device. In case of ground loss the outputs K_LINE get in high impedance state and can withstand a negative voltage up to -18 V. Short circuit to Vb protection is provided: if the K_LINE pin is shorted to battery the output is switched off after a delay of tfilter_K_LINE and it is necessary an input change to turn on it again.

The negative transition at K_LINE pin can be driven with slew-rate limitation for optimizing the EMI behavior. This slew-rate limitation must be enabled via the ISO_SRC bit.

The K_TX signal is ignored (K_LINE pin to high level) until the RST pin is asserted.

KLINE can work up to 250 kHz input frequency in typical application condition.

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
$K_{_}TX$	V _{KTXL}	K TX input low voltage		-0.3	$\overline{}$	1.1	V
	V_{KTXH}	K TX input high voltage		2.3	$\overline{}$	VDD $+0.3$	V
	R _{TX_KPU}	TX KLINE pull-up resistor		50	$\overline{}$	250	$k\Omega$
	ITXsink	Transmitter input sink current	K LINE = $0, K_TX = High$	-	$\overline{}$	5	μA

Table 41. ISO serial line (K-LINE) functionality electrical characteristics

Figure 57. ISO serial line switching waveform

6.15 CAN transceiver

Figure 59. CAN transceiver diagram

6.15.1 CAN transceiver functionality description

The CAN bus transceiver allows the connection with a microcontroller through a high speed CAN bus with transmission rates up to 1Mbit/s. The transceiver has one logic input pin (CAN_TX), one logic output pin (CAN_RX) and two input/output pins for the electrical connections to the two bus wires (CANH and CANL). The microcontroller sends data to the CAN_TX pin and it receives data from the CAN_RX pin.

In case of power loss (VB pin disconnected) or ground loss (GND pins disconnected), the transceiver doesn't disturb the communication of the remaining transceivers connected to the bus. If CANL is shorted to ground, the transceiver is able to operate with reduced EMI/RFI performances.

TX or RX=0 means Dominant state of CANH and CANL; TX or RX=1 means Recessive state compliant to ISO11898-2.

- Speed communication up to 1Mbit/s
- Function range from +40 V to -18 V DC at CAN pins
- GND disconnection fail safe at module level
- GND shift operation at system level
- ESD: Immunity against automotive transients per ISO7637 specification
- Matched output slopes and propagation delay.

The CAN_TX signal is ignored (CAN to recessive state) until the RST pin is asserted.

CAN error handling

The L9779WD provides the following 4 error handling features that are realized in different stand alone CAN transceivers / micro controllers to switch the application back to normal operation mode.

If one of the below fault happens the status bit CAN_ERROR is set.

The error handling features can be disabled through the CAN_ERR_DIS bit.

1. Dominant CAN_TX time out

If CAN_TX is in dominant state (low) for $t > t_{dom(TxD)}$ the transmitter will be disabled, status bit will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared.

2. CAN permanent recessive

If CAN_TX changes to dominant (low) state but CAN bus (CAN_RX pin) does not follow for 4 times, the transmitter will be disabled, status bit will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared.

3. CAN permanent dominant

If the CAN bus state is dominant (low) for $t > t_{CAN}$ a permanent dominant status will be detected. The status bit will be latched and can be read and cleared by MSC. The transmitter will not be disabled.

4. CAN RX permanent recessive

If CAN RX pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication.

Therefore, if RX_ECHO does not follow CAN_TX for 4 times the transmitter will be disabled. The status bit will be latched and can be read and optionally cleared by MSC. The transmitter remains disabled until the status register is cleared.

CAN transceiver electrical characteristics

Pin	Symbol	Description	Test conditions	Min	Typ	Max	Unit
	V _{CANHdom}	CANH voltage level in dominant state		2.75		4.5	V
	V _{CANLdom}	CANL voltage level in dominant state	Active mode: $V_{TXCAN} = V_{TXCANLOW}$	0.5	\overline{a}	2.25	V
	V _{DIFF,domOUT}	Differential output voltage in dominant state: V _{CANHdom} - V _{CANLdom}	$R_1 = 60 \Omega$	1.5		3	V
	V_{CM}	Driver symmetry: V _{CANHdom} +V _{CANLdom}	R_L = 60 Ω ; C_{SPLIT} = 4.7 nF;	$0.9*$ V _{CANSUP}	V _{CANSUP}	$1.1*$ V _{CANSUP}	V
CAN_H	V _{CANHrec}	CANH voltage level in recessive state		\overline{c}	2.5	3	V
	V _{CANLrec}	CANL voltage level in recessive state	V_{TX} can = V_{TX} canhigh;	$\overline{2}$	2.5	3	V
	V _{DIFF,recOUT}	Differential output voltage in recessive state: V _{CANHrec} - V _{CANLrec}	No load	-50		50	mV
	V _{CANHL, CM}	Common mode bus voltage	Application info: Measured with respect to the ground of each CAN node	-12		$+12$	V
CAN_L	l _{OCANH,dom}	CANH output current in dominant state	Active mode; V _{TX_CAN} = V _{TX_CANLOW} ; $V_{CANH} = 0 V$	-100	-75	-45	mA
	l _{OCANL, dom}	CANL output current in dominant state	Active mode: $VTX_CAN = VTX_CANLOW;$ V_{CANL} = 5 V	45	75	100	mA
	I Leakage	Input leakage current	Unpowered device; V_{BUS} = 5 V	0	\overline{a}	250	μA
	R_{in}	Internal resistance	Active mode VTX can = VTX canhigh; No load	25	$\overline{}$	45	kΩ
	$R_{in,diff}$	Differential internal resistance	Active mode & STBY mode; VTX CAN = VTX CANHIGH; No load	50		85	kΩ
	C_{in}	Internal capacitance	Guaranteed by design	÷,	20	÷.	pF
	$C_{in,diff}$	Differential internal capacitance	Guaranteed by design	$\overline{}$	10	$\overline{}$	pF
	V _{THdom}	Differential receiver threshold voltage recessive to dominant state	Active mode			0.9	V

Table 42. CAN transceiver electrical characteristics (continued)

Pin	Symbol	Description	Test conditions	Min	Typ	Max	Unit
CAN_H CAN_L	V THrec	Differential receiver threshold voltage dominant to recessive state	Active mode	0.5			\vee
	SR _H	CANH slew rate between 10% and 90%	$\overline{}$	5		35	$V/\mu s$
	SR ₁	CANL slew rate between 10% and 90%	$\overline{}$	5		35	$V/\mu s$
	DIFF_SR	Slew rate difference between CANH and CANL	$\overline{}$			60	%
	SR _{VDIFF}	Slew rate of $V_{diff} = V_{CANH} - V_{CANL}$		12		100	$V/\mu s$
	V _{THhys}	$VTHdom - VTHrec$ hysteresis		25		50	mV

Table 42. CAN transceiver electrical characteristics (continued)

Table 43. CAN transceiver timing characteristics

6.16 Flying wheel interface function

Figure 62. Flying wheel interface circuit

6.16.1 Flying wheel interface functionality description

The flying wheel interface is an interface between the microprocessor and the flying wheel sensor: it handles signals coming from magnetic pick-up sensor or Hall Effect sensor and feeds the digital signal to Microcontroller that extracts flying wheel rotational position, angular speed and acceleration.

This circuit implements an auto adaptative hysteresis and filter time algorithm that can be configured via MSC using VRS_mode bit.

If the auto adaptive hysteresis is OFF the hysteresis value can be selected using VRS_Hyst bit.

If fault is present (OL / SC GND / SC VB) the functionality is not guaranteed.

6.16.2 Auto-adaptative sensor filter

Two main VRS configuration sets are available for VRS, by means of CONFIG_REG1 register bit 1: fully adaptive VRS mode and limited adaptive VRS mode (default: 0).

For VRS configurations in both limited and fully adaptive mode, CONFIG_REG5 is used.

Auto-adaptative hysteresis (fully adaptive mode)

When enabled the auto adaptative hysteresis works as described below.

Input signals difference is obtained through a full differential amplifier; its output, DV signal, is fed to peak detection circuit and then to A/D converter implemented with 4 voltage comparators (5 levels) (Pvi).

Output of A/D is sent to Logic block (*[Table 45: Hysteresis threshold precision](#page-101-0)*) that implements correlation function between Peak voltage and hysteresis value; hysteresis value is used by square filtering circuit which conditions DV signal.

Figure 64. VRS interface block diagram

Table 45. Hysteresis threshold precision

Note: For a single IC, there is no overlap of parameters PVX (PV1<PV2<PV3<PV4)and HIX(HI1<HI2<HI3<HI4<HI5), which are guaranteed by design

Auto-adaptative time filter (fully adaptive mode)

This characteristic is useful to set the best internal filter time depending on the input signal frequency.

Tfilter time depends on duration of the previous period Tn according to the following formula:

Tfilter(n+1) = $1/32$ ^{*}Tn if Int_vrs > Tfilter(n)

The filtering time purpose is filtering very short spikes.

The digital filtering time is applied to internal squared signal (int_vrs), obtained by Voltage comparators.

The output of time filtering block is out vrs signal.

The filtering time Tfilter is applied to int_vrs signal in two different ways:

- Rising edge: if int vrs high level lasts less than Tfilter out vrs is not set to high level In absence of any spikes during input signal rising edge out vrs signal is expected with a delay of Tfilter time
- Falling edge: the falling edge of int vrs is not delayed through time filtering block: after falling edge for a time Tfilter any other transition on int vrs signal is ignored.

Tmaxfilter = $200 \text{ }\mu\text{s}$ typ. Tmin filter $= 4$ µs typ.

The default value after reset is Tmaxfilter. The Tfilter function is reset by the enable of FLYING WHEEL function.

Figure 65. Auto-adaptive time filter (rising edge)

DocID027452 Rev 5 103/170

Software option configuration requirement for VRS function:

By MSC command it is possible to configure different options of the VRS function:

- The hysteresis changing is driven by a feedback signal coming from COMP output OR from adaptive filter
- The adaptive filter can be either on the rising edge or on both edges of the VRS output.

1. If MSC CONFIG_REG7-bit4 is set (High) VRS filter time is fixed to 4 µs ±1.25 µs.

Figure 67. Adaptive Filter Function when the MSC bit is 10 or 11

Limited adaptive mode

Auto time adaptive filter is fixed to 4 µs (typical).

Auto amplitude adaptive filter is limited to a minimum hysteresis as set by related VRS register. Note that in case the VRS input amplitude is persistently lower than the minimum hysteresis setting, VRS output deadlock can be removed by setting CONFIG_REG5 bit5 to 1, which forces the hysteresis to $5 \mu A$. This procedure is not glitch free. Once a new minimum hysteresis value has been set, CONFIG_REG5 bit5 must return to 0

VRS diagnostic is not available when limited adaptive mode is selected.

6.16.3 Application circuits

Figure 68. Variable reluctance sensor

Figure 69. VRs typical characteristics

Table 47. VRs typical characteristics

Figure 70. Hall effect sensor configuration 1

Figure 71. Hall effect sensor configuration 2

DocID027452 Rev 5 107/170

6.16.4 Diagnosis test

After the request of diagnosis by MSC, the diagnosis routine tests the sensor presence or vacancy and the short circuit to GND or Vbat. When the system is in diagnosis status the flying wheel interface function doesn't operate. The diagnosis procedure has an operation time of about min 5 ms due to the external transient.

The result of diagnosis routine is valid only if the engine is switched off and if the sensor is a variable reluctance sensor.

In the last operation of the diagnosis protocol writes the diagnosis result in VRSdiag bit and writes the operative status in VRSstatus bit. If a new request is sent the new value is overwritten.

Figure 72. Diagnosis test diagram

Table 48. Diagnosis test electrical characteristics

Note: When VrsP and VrsM are both in input high clamping condition, the clamp voltage of VrsP is 30mV(typical) higher than VrsM.

6.17 Monitoring module (watchdog)

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
	V _{WDA_low}	Output low voltage	3.5 V < VDD5 I_{WDA} < 4 mA			0.4	\vee
			2.2 V < VDD5 < 3.5V I_{WDA} < 1 mA			0.4	\vee
	I WDA	Input leakage current		-	-	1	μA
WDA INT	V _{WDA_in_low}	Input voltage low level		-0.3	-	1.1	V
	V _{WDA_in_high}	Input voltage high level		2.3	-	VDD_IO $+0.3$	\vee
	V _{WDA_in_hys}	Input voltage hysteresis		300	-	800	mV
	$R_{\sf pullup}$	Internal pull-up resistor		50	-	150	kΩ
	f _{CLK1}	WDA clock CLK1		$-5%$	64	5%	kHz

Table 49. WDA_INT electrical characteristics

6.17.1 WDA - Watchdog (algorithmic)

Basic feature

Via MSC bus a WDA "question" must be read from a MSC register. A correct response must be written back via MSC in a well defined timing. If response or timing is not correct, then the WDA error counter EC is increased. If the error counter is increased to values greater than 4, some output functions are shut off. If the error counter reaches values greater than 7 (overflow), then a RST reset may be generated if this is previously configured via MSC.

On the other way round, with a RST event also the WDA output pin goes to low.

Note that after startup, reset or an overflow the initial value of the error counter is 6.

If WDA resets are enabled via MSC: The number of RST events generated by an error counter overflow is limited by the reset counter RST_CNT. If RST_CNT reaches the value of 7, then RST resets via WDA are no longer generated.

In case many WDA events occur during after-run power latch mode, the power latch mode is terminated by the AB1 counter: With each error counter overflow, the AB1 counter is increased. If it reaches a value greater than 7, then the after-run power latch mode is terminated.

6.17.2 Monitoring module - WDA Functionality

Figure 73. WDA block diagram

Each time the watchdog error counter is EC>7 the AB1-counter AB1_CNT increases. When this counter is AB1_CNT=7 and a further error occurs, the after-run will be terminated. The AB1-counter is not cleared when EC<7. AB1-counter is cleared when EC<5 and <WDA_INT>='0', and is reset by RST_UV.

The monitoring module works independently of the controller functionality. The monitoring module generates various questions, which the controller must fetch and correctly respond to within a defined time window. The monitoring module checks whether the response is returned in a time window and if the response is fully correct.

The question is a 4-bit word. This 4-bit word can be fetched by the controller using a read access to register REQULO. The monitoring module also calculates the expected correct response, which is compared to the actual response from the controller.

The response is a 32-bit word consisting of the 4 bytes RESP_BYTE3, RESP_BYTE2, RESP_BYTE1 and RESP_BYTE0. The 4 bytes are sent to the monitoring module via MSC in the order RESP_BYTE3 - RESP_BYTE2 - RESP_BYTE1 - RESP_BYTE0 using four times the command WR_RESP - once for each answer byte.

Watchdog counters are always counting from power up onwards.

The monitoring cycle phase is initialized by (the end of) writing of RESP_BYTE0 (least significant response byte) or by a write access to the RESPTIME register. The cycle starts with a variable wait time (response time, set by register RESPTIME), followed by a fixed

time window. When a monitoring cycle ends (the end of the fixed time window has been reached) a new monitoring cycle is started automatically.

A correct response within the time window (at a response time > 0ms) decreases an ERROR COUNTER by one. An incorrect response, a response outside the time window or response time = 0ms leads to the incrementing of the ERROR COUNTER by one.

"within the time window" means that the end of writing the last answer byte - i.e. RESP_BYTE0 - falls into the fixed time window mentioned above (see picture below). Except the last answer byte, the previous answer bytes may also be written earlier than the beginning of the time window.

The question sequence is deterministic. A question will be repeated until it is answered correctly both in value and in time. Then the next question is placed in the sequence.

The ERROR COUNTER (EC) is a 3-bit counter. Various actions are activated depending on the value of the counter.

The result of the comparison of the controller response and the calculated correct response, as well as the next question, are available in the registers REQUHI/REQULO after receiving the µC response (LSB of RESP_BYTE0) and can be read by the controller.

Monitoring cycle

Generating questions

The generation of the 4-bit question (REQU [3-0]) is realized with a 4-bit counter and a 4-bit Markov chain. The 4-bit counter only changes into the next state during the sequencer-run when the previous question has been answered correctly in value and in time.

The Markov chain changes into the next state on the 1111b -> 0000b transition of the 4-bit counter if the previous question has been answered correctly in value and in time.

Neither the counter state nor the Markov chain states are changed by a sequencer-run because of a write-access to the RESPTIME register or the expiration of the time window.

The 4-bit counter and Markov chain are set to 0000b when RST_UV is active.

The singularity of the Markov chain is 0000b. To leave the singularity (after power-up, error state), the feedback path $(M3 + M2 + M1 + M0)$ is realized. The "real" feedback logic of the Markov chain is the XOR gate (M3 XOR M2).

The following diagram shows the 4-bit Markov chain.

Figure 75. 4-bit Markov chain diagram

Combining the 4-bit counter and Markov chain to the 4-bit question:

- $-$ REQU0 = M1 XOR Z1
- $REQU1 = M3 XOR Z3$
- $-$ REQU2 = M0 XOR Z0
- $-$ REQU3 = M2 XOR Z2.

ERROR COUNTER (EC) and reactions, AB1 COUNTER (AB1_CNT) and generation of the monitoring module reset

Various actions are initiated for specific counter states of the ERROR COUNTER EC. The counter reset state is 6.

For ERROR COUNTER (EC) > 4, <WDA_INT> is set to '1', thus activating the open-drain output [WDA] that is low-active.

ERROR COUNTER	04	5	67	Over flow $EC > 7$
WDA INT	$low - i.e. 0'$	high $-$ i.e. '1'	high $-$ i.e. '1'	high $-$ i.e. '1'
[WDA]	inactive $-$ i.e. '1'	active $-$ i.e. '0'	active $-$ i.e. '0'	active $-$ i.e. '0'
$AB1-$ COUNTER	0	unchanged	unchanged	incremented bv ₁
AB ₁	$low - i.e. '0'$	unchanged	unchanged	AB1 CNT < 7: low AB1 CNT $6 \rightarrow 7$: low AB1 CNT $7 \rightarrow 7$: high

Table 50. Error counter

Shutdown in an error state in "power-latch"

If the ERROR COUNTER reaches the value '7' and a further error occurs the AB1 COUNTER AB1_CNT is incremented by one during a sequencer-run.

The state "EC = 7 and a further error occurs" is also called ERROR COUNTER overflow $("EC" > 7).$

If ERROR COUNTER > 4 AND a soft-reset is detected then the COUNTER AB1_CNT is also incremented by one. The counter AB1_CNT is a 3 bit counter.

Behaviour of AB1_CNT:

asynchronous reset to "000" with RST_UV synchronous reset to "000" IF <WDA_INT> = LOW (EC < 5) IF (AB1_CNT < 7) AND ((sequencer-run AND 'EC' > 7) OR soft-reset) THEN AB1 $CNT = AB1$ $CNT + 1$ ELSE unchanged.

The counter cannot be decremented and can be only reset to "000" by an active RST_UV signal (asynchronous) or <WDA_INT> = '0' (synchronous).

The signal AB1 becomes active '1' when AB1 $CNT = '111'$ and a further error is detected when the sequencer runs or when AB1 $CNT = 111'$ and a soft-reset is detected.

In "power-latch", the active AB1 signal causes a shut-down of the main relay and the voltage regulators. This function ensures a secure shutdown of the system in an error state of the µC in "power-latch".

Signal AB1 is set to '0' again only when <WDA_INT> = '0'.

Behaviour of AB1:

- asynchronous reset to "0" with RST_UV
- synchronous reset to "0" IF <WDA_INT> = '0' (EC < 5)
- IF (AB1_CNT = 7) AND ((sequencer-run AND further error) OR soft-reset) THEN $AB1 = 1$

ELSE unchanged.

Generation of a monitoring module reset

The monitoring module may cause a reset at the pin [RST] named "monitoring module reset" in conjunction with the internal signal WD_RST. The generation of a monitoring module reset depends on the state of the bit <INIT_WDR>.

<INIT_WDR> = '0' (reset state):

If \le INIT WDR> = '0', the signal \le WD RST> remains always inactive '0' and the monitoring module can never generate a reset. The error counter can only be decremented via correct responses. If \leq INIT_WDR $>$ = '0' the state of the reset counter \leq RST_CNT $>$ remains unchanged when an ERROR COUNTER overflow occurs (description of the reset counter <RST_CNT> see below).

<INIT_WDR> = '1':

If <INIT_WDR> = '1', an ERROR COUNTER overflow activates a reset [RST] (signal \leq WD_RST> becomes active). The signal \leq WD_RST> becomes active (i.e. '1') due to an ERROR COUNTER overflow when the value of the 3 bit reset counter <RST_CNT(2-0)> is 0..6. If the value of <RST_CNT> = "111" and an ERROR COUNTER overflow occurs <WD_RST> remains inactive (i.e. '0') and no reset is generated.

The "reset counter" <RST_CNT> is incremented by one during a sequencer-run due to an ERROR COUNTER overflow when <INIT_WDR> = '1' and <RST_CNT> is between 0 and 6. If <RST_CNT> = 7 and an ERROR COUNTER overflow occurs, the counter state remains 7. The counter can not be decremented and can only reset to zero by an active RST_UV signal.

The occurrence of a monitoring module reset is indicated via the flag <WDG_RST> = '1'. Reading the flag via MSC clears it automatically.

In effect maximum 7 monitoring module resets can be generated between 2 active RST_UV signal. (see also state table for \leq INIT WDR $>$ = '1' below).

The state of the "reset counter" <RST_CNT> can be read via MSC but cannot be changed.

"EC" > 7 and RST_CNT old sequencer-run		RST_CNT new	WD_RST
000111	no	$=$ RST CNT old	'0', no monitoring module reset
000110	ves	$=$ RST CNT old + 1	'1', thus monitoring module reset
111	yes	$=$ RST CNT old $=$ 111	"0", no monitoring module reset

Table 51. State for <INIT_WDR> = 1

In a factory test-mode the pin [WDA] is always active '0'; the internal signal <WDA_INT> is not changed by the factory test-modes.

Note: There is no impact on internal power stages from active pin [WDA] in factory test-mode.

Table 52. Reset-behaviour of <WDA_INT>, AB1 and <WD_RST>

Signal Reset source		Reset state
WDA INT	RST UV	'1', i.e. pin WDA is active
AB ₁	RST UV	'0', i.e. inactive
WD RST	RST UV	'0', i.e. inactive

Response comparison

The 2-bit counter <RESP_CNT (1-0)> counts the received bytes of the 32-bit response and controls the generation of the expected response. Its default value is "11" (corresponds to "waiting for RESP_BYTE3").

The <RESP_ERR> flag is set '1' when a response byte is incorrect. The flag remains '0' if the 32-bit response is correct. The ERROR COUNTER is updated with the flag. The default state of the flag is '0'.

The 2-bit counter <RESP_CNT(1-0)> and the <RESP_ERR> flag are reset to their corresponding default values at a sequencer-run. The reset condition of the counter <RESP_CNT (1-0)> and the <RESP_ERR> flag are the corresponding default states.

Procedure of the sequential response comparison:

 $SEQU_START = \neg (RESP_CNT1)$ AND $\neg (RESP_CNT0)$ AND "response byte write"

Expected Responses:

RESP_SOLL7 = REQU2 XOR RESP_CNT0 RESP_SOLL6 = REQU0 XOR RESP_CNT0 RESP_SOLL5 = REQU3 XOR RESP_CNT0 RESP_SOLL4 = REQU1 XOR RESP_CNT0

RESP_SOLL3 = ((REQU2 XOR REQU0) XOR REQU3) XOR RESP_CNT1 RESP_SOLL2 = ((REQU0 XOR REQU3) XOR REQU1) XOR RESP_CNT1 RESP_SOLL1 = ((REQU2 XOR REQU0) XOR REQU1) XOR RESP_CNT1

RESP_SOLL0 = (RESP_CNT1 XOR REQU3) XOR REQU0

Table 53. Expected responses

Reset behaviour

All monitoring module registers are reset by RST_UV The following monitoring module components are also reset by RST_PRL:

Table 54. Reset behaviour

Note: The signal RST_PRL (partial reset) is active when RST_UV or SW_RST (Soft reset) is active (straight by RST pin. It could be filtered by THOLD after the falling edge of the RST and filtered by the crank event).

Access during a sequencer-run

A sequencer-run (which means the same as a monitoring cycle) is initiated by the writing of a response (i.e. all answer bytes <RESP_BYTE3..0>) or a write to <RESPTIME> or by reaching "end of time window". It must not be interrupted by a new access, i.e. the monitoring module completes the action already started:

- A sequencer-run was initiated by a "response write": The sequencer completes its task with the data of the previous access and the new data are ignored.
- A sequencer-run was initiated by a "response-time write": The sequencer uses the response-time of the previous access, the error counter is correspondingly incremented by one and the <CHRT> bit (REQUHI register) is set and the new data are ignored. <CHRT> will be reset by reading and by the next start of a sequencer run (not reset by the sequencer run that is started by a "response-time write"!)
- A sequencer-run was initiated by "end of time window": The sequencer finishes the started run, the error counter is incremented by one and the new data are ignored.

The writing of a response-time during a sequencer-run must not set the <CHRT> bit (REQUHI register). The new response-time value is also not accepted. The writing of a response during a sequencer-run must not set the <W_RESP> bit, the new response is also not accepted.

Clock and time references

The monitoring module must work independently of the micro-controller clock so that it can monitor the timing of the micro-controller. Therefore, a separate oscillator is necessary. This oscillator is integrated in the L9779 and provides a clock CLK1 for the monitoring module. Clocked with CLK1, a divider generates the base time of $101*1/f$ clk = 101 $*$ 1/64 kHz = 1.58 ms for the response-time and 8 $*$ 101 $*$ 1/64kHz = 8 $*$ 1.58 ms = 12.6 ms for the fixed time window. Accuracy of CLK1 is ±5% (or better).

The response-time is adjustable by the controller in the range 0ms to about 100ms (register RESPTIME). The response-time can be calculated with the equation responsetime = (1+101*RESPTIME)*1/f_clk (where f_CLK depends on CONFIG6 bit1 value: if High default- f clk = 64 kHz, if Low f clk = 39 kHz).

The RESPTIME register is set to '0011 1111'b after a reset. The ERROR COUNTER is incremented by one if the controller changes the response-time. If the response-time is set to 0ms, then the ERROR COUNTER is incremented by one even if a correct response is received within the time window. The maximum error reaction time is given by: maximum response-time, response at the end of a time-window and ERROR COUNTER 0 ' 5 * $(100 \text{ ms} + 12.6 \text{ ms}) = 563 \text{ ms}.$

Note that clock-tolerances have to be taken into account additionally.

Watchdog influence on power up/down management unit

The watchdog AB1 counter is increased every time the watchdog error counter is $EC > 7$. which means it has an overflow. If the AB1 counter reaches the value of 7 and a further error occurs, the system will be switched off same as it would happen in case of the already existing PWL_EN_TIMEOUTN signal.

Watchdog influence on smart power reset

WDA has influence on the RST pin only if the WDA error counter is EC > 7 and the resulting reset signal "WD_RST" is enabled by MSC configuration bit "INIT_WDR" in WR_RESPTIME command.

Watchdog influence on Lsa functions (*[Section 6.9.1](#page-54-0)***)**

For LSa functions OUT1, OUT2, OUT3, OUT4 (not OUT5).

In case of an internal WDA event (e.g. the WDA error counter is EC > 4 which results in the signal WDA_INT being set) or in case of the WDA pin being pulled low externally, the output stages OUT1, OUT2, OUT3, OUT4 go to inactive state.

Watchdog influence on LSd functions OUT13, OUT14 (starter relay drivers) *[Section 6.9.4](#page-61-0)*

In case of an internal WDA event (e.g. the WDA error counter is EC > 4 which results in the signal WDA_INT being set) or in case of the WDA pin being pulled low externally, the OUT13 and OUT14 stages go to inactive state after the time delay THOLD if the WDA event is still active.

In the case WDA event has switched off OUT13/OUT14 once, Thold becomes 0ms on the next WDA event, unless OUT13/OUT14 are switched off/on or device has been reset.

Moreover, if WDA pin is Low and kept Low at power up, OUT13/OUT14 can be switched on by the external micro, even though WDA EC ≥ 4. That is to allow external micro to control the system especially in the case of WDA pin stuck-low. WDA status pin can be checked by bit 3 of DIA3_REG. See also *[Section 6.2.2](#page-23-0)*.

Watchdog influence on Ignition drivers IGN1, IGN2, IGN3, IGN4

In case of an internal WDA event (e.g. the WDA error counter is EC > 4 which results in the signal WDA_INT being set) or in case of the WDA pin is pulled low externally, the output stages go to inactive state.

Watchdog influence on CAN transceiver

The WDA has influence on the CAN if the MSC configuration bit CAN_TDI is set.

Once the CAN_TDI bit is set, in case of an internal WDA event (e.g. the WDA error counter is $EC > 4$ which results in the signal WDA INT being set) or in case of the WDA pin is pulled low externally, the CAN goes to receive-only mode (Rx Only).

6.17.3 Watchdog related MSC commands

RD_DATA8 (read WDA registers)

Table 55. RD_DATA8

CSB: command selection bit - always '1'

C(5...0): command bits

CD(7...0): command data bits

Reads data block 8 consists of the registers WDA_RESPTIME, REQULO, REQUHI, RST_AB1_CNT. The command has no relevant data as command data bits - they may be set to '1' or '0'.

WR_RESP

Table 56. WR_RESP

CSB: command selection bit - always '1'

C(5...0): command bits

CD(7...0): command data bits

Writes RESP(7...0) - the answer of the μ C to the monitoring module question of the U-Chip to the U-Chip-internal logic of the monitoring module.

WR_RESPTIME

Table 57. WR_RESPTIME

CSB: command selection bit - always '1'

C(5...0): command bits

CD(7...0): command data bits

Writes RESPTIME(5...0) to the register RESPTIME of the monitoring module. The command has $CD(5...0)$ = RESPTIME $(5...0)$ as command data bits; the command data bits CD7 and CD6 configure INIT_WDR (enable WDA reset) and CAN_TDI (disable CAN in case of WDA event).

6.17.4 Watchdog related MSC registers

MSC registers REQULO, REQUHI, RST_AB1_CNT, RESPTIME are defined as here below:

WDA is configured via MSC by writing MSC_RESPTIME register (WR_RESPTIME command), which is read by RD_DATA7 in upstream.

WDA_RESPTIME is a read_only register, which is written by MSC_RESPTIME, that is to allow proper internal re-synchronization. MSC_RESPTIME bits 5 down through to 0 are automatically replicated into WDA_RESPTIME bit 5 down through to 0 respectively with less than 200 ns latency. This register is read by RD_DATA8 in upstream.

MSC_RESPTIME (upstream data block 7, read command: RD_DATA7)

MSC_RESPTIME MSC_RESPONSE TIME

WDA_RESPTIME (upstream data block 8, read command: RD_DATA8)

WDA_RESPTIME WDA RESPONSE TIME

REQULO (upstream data block 8, read command: RD_DATA8)

REQULO REQUEST LO

Address: - **Type:** R **Reset:** 1110 0000b (reset source: Bit 6-4: RST_UV, RST_PRL; Bit 7, 3-0: RST_UV) 7 6 5 4 3 2 1 0 WDA_INT | ERR_CNT2 | ERR_CNT1 | ERR_CNT0 | REQU3 | REQU2 | REQU1 | REQU0 R [7] WDA_INT: '1': ERROR COUNTER > 4 [6-4] ERR CNT (2-0): value of the ERROR COUNTER [3-0] REQU (3-0): 4-bit question

REQUHI (upstream data block8, read command: RD_DATA8)

REQUHI REQUEST HI

foring module has received a response before beginning of the time window and therefore this was rejected. Reception of a response means "end of reception of RESP_BYTE0" after the other response bytes (i.e. RESP_BYTE3, RESP_BYTE2, RESP_BYTE1 - in this order!) have been received.

NO $RESP = '1$:

monitoring module has received no response at all or a response too late after the time window already closed. However, a response too late might be read as RESP_TO_EARLY, as too late a response is at the same time too early a response concerning the next WDG cycle. This results in the NO_RESP monitoring being overwritten by a RESP_TO_EARLY monitoring.

This means that no "end of reception of RESP_BYTE0" was detected before the end of the time window - neither during the time window nor before beginning of the time window. (Remember: RESP_BYTE0 is the last of four response bytes!)

W_RESP = '1':

an error occurred during the sequencer run before.

RESP_ERR = '1':

an error occurred during the actual sequencer run. The bit will be set to '1' after receiving any incorrect answer byte and will remain '1' until the end of the actual sequencer run (no matter if the other answer bytes in this sequencer run are correct or not).

At the end of a sequencer run the error bit W_RESP will be set to the actual value of RESP_ERR, and thereafter the error bit RESP_ERR will be cleared to '0'. RESP_CNT = '11': waiting for RESP_BYTE3 RESP_CNT = '10': waiting for RESP_BYTE2 (after RESP_BYTE3 was received) RESP_CNT = '01': waiting for RESP_BYTE1 (after RESP_BYTE2 was received) RESP_CNT = '00': waiting for RESP_BYTE0 (after RESP_BYTE1 was received)

RST_AB1_CNT (upstream data block 8, read command: RD_DATA8)

RST_AB1_CNT AB1 COUNTER

[6] 0

- [5-3] REQU (3-0): AB1_CNT (2-0)
- [2-0] RST_CNT (2-0) reset counter RST_CNT

6.17.5 MicroSecond Channel activity watchdog

MSC data frames are monitored to be sent in intervals shorter than tMSC_mon. If L9779WD receives no valid data frame for longer than tMSC_mon, it will switch off all the drivers and the error flag (TRANS_F) and OUT_DIS will be set.

The MRD and OUT13, 14, 21 and 25 (if low battery function is enabled) are not disabled by missing activity on MSC.

No reset request is sent to the smart reset function module.

To enable the outputs again, the μ C has to read the TRANS F and then send the command START, and then outputs are reactivated with the first correct data frame. If the fault flag is not cleared the START command is ignored.

By default the MicroSecond Channel activity watch dog is enabled and the monitoring time will start after writing of the OUT DIS bit by START command. Each time the L9779WD receives a valid data frame the tMSC_on timer is reset. This means that micro controller can drive the outputs only when the monitoring module is active.

To disable the MicroSecond Channel activity watch dog the µC have to set to 0 the bit MSC_ACT_EN.

If the MSC frame has a wrong number of bit the flag TRANS_L is set but no action on outputs is taken. The frame with wrong length is ignored.

Symbol	Min	Typ	Max	Unit
tMSC_mon	100	142	185	μs
	$-30%$	0.9*t2WD	$+30%$	ms
	$-30%$	0.8*t2WD	$+30%$	
t1 _{WD}	$-30%$	0.7*t2WD	$+30%$	-
		0		
	14	20	26	
	35	50	65	ms
t2 _{WD}	59	70	91	
	70	100	130	

Table 58. MicroSecond Channel activity watchdog

Figure 76. MicroSecond Channel activity watch dog diagram

126/170 DocID027452 Rev 5

6.18 Serial interface

The L9779WD offers the possibility to communicate with a µC using the MicroSecond Channel (MSC).

The serial communication is used:

- to set the parameter
- to read diagnosis
- to activate, to deactivate and to use the low side drivers
- to activate test mode (ST reserved).

6.18.1 MSC interface

Communication with the microcontroller is done via MSC i.e.MicroSecond Channel; equivalent to usec-bus 2nd generation.

Downstream communication is data or command sent by µC and received by L9779WD.

Upstream communication is data sent by the L9779WD and received by μ C.

The MicroSecond Channel (MSC) interface provides a serial communication link typically used to connect peripheral devices with a micro controller. The serial communication link is built up by a fast synchronous downstream channel (with differential inputs and differential clock) and a slow synchronous upstream channel.

Differential inputs for downstream data are pins [DIP] and [DIN]; the differential input signal [DIP]-[DIN] is referred to as DI. The clock pins are [CLP] and [CLN], the differential clock [CLP]-[CLN] is referred to as CL. There is an internal resistor between pins [DIP] and [DIN] and between [CLP] and [CLN].

There is one input for chip select at pin [EN], and one output for upstream data at pin [DO]. L9779WD always is the slave in this communication link. These pins are single-ended.

Multiple power devices with MSC on downstream are possible. Downstream device is selected by EN.

MSC uses normal polarity for DI, CLK, and DO: a logic '1' is a 'high level' and a logic '0' is a 'low level'.

MSC uses inverted polarity for EN: a logic '1' is a 'low level' and a logic '0' is a 'high level'.

By this way it is possible to drive multiple power devices with shared CL and DI lines and individual EN signal.

The maximum downstream clock rate is CL = 40MHz. Upstream is done with a lower clock rate f_{SDO} , selectable by the microcontroller; after a reset the upstream clock rate is $f_{SDO} = CL/64$.

The upstream clock is synchronous with CL since it is derived from a clock divider. Therefore the CL signal must always be running independently whether a downstream transmission is running or not.

Figure 77. Communication diagram between µC and L9779WD

Downstream communication

Signals

The enable input is active with inverted polarity - i.e., low level during the active phases of command or data frames. An active enable signal validates the DI input signal. Outside the active phase (enable line is at high level) invalid data may occur at DI.

The active phase of a downstream frame starts with the falling edge of the enable signal and ends with the rising edge of the enable signal. The enable signal changes its state with the rising edge of the clock CL (because CL has normal polarity).

DI changes its state on rising edge and it is latched by L9779WD on the falling edge of CL.

Downstream frames are synchronous serial frames. They support enable signal and command/data selection bit as part of the frame. Command/data selection bit allows distinguishing frames as command and data frames in the receiver circuit.

Command frames and data frames may be sent in any sequence with a passive phase of at least 2 CL-cycles after each frame.

Command frame

A command frame always starts with a high level bit (command selection bit). The number of the command bit of the active phase of a command frame NCB is fixed to 14. If the number of the command bit is not equal to NCB = 14 the frame will be ignored, the command will not be executed and the error flag (TRANS_L) will be set.

The length of the command frame's passive phase tCPP must be a minimum of $2 * tCL$.

Execution of the command is finished not later than 16*tCL after the end of active phase.

Table 59. Content of a command frame (transmitted LSB first)

Data frame

A data frame always starts with a low level bit (data selection bit). The number of the data bit of the active phase of a data frame NDB is fixed to 30. If the number of the data bit is not equal to NDB = 30 the frame will be ignored and the error flag (TRANS_L) will be set.

The length of the data frame's passive phase tDPP must be a minimum of 2 * tCL.

Execution of the data frame is finished not later than 16*tCL after the end of active phase.

Figure 79. Data frame diagram

Table 60. Content of a data frame (transmitted LSB first)

Upstream communication

The serial data output [DO] is the synchronous serial data signal of the upstream channel.

The polarity for [DO] is ,normal polarity'- i.e. a low level bit at [DO] is stored in the μ C as a logic ,0', and a high level bit at [DO] is stored in the μ C as a logic ,1'.

The serial data output is single-ended.

The frequency is derived from CL by an internal divider to typ. fSDO = CL/64. It can be adjusted via MSC to fSDO = CL/16... CL/128. The time for a bit is TSDO = fSDO.

Each upstream frame consists of 16 bit:

- 1 start bit, always '0'
- 4-bit-upstream address field (A[0..3] with LSB first)
- 8 bit data upstream data field (D[0..7] with LSB first)
- 1 upstream parity bit (with odd parity for the complete data frame)
- 2 fSDO stop bit, always '1'.

Note: External pull-up resistor on SDO pin is required. Its value depends on MSC SDO bit rate.

130/170 DocID027452 Rev 5

The commands that perform a read access to the L9779WD-data always initiate 4 registers to be sent by the L9779 to the µC.

Within the execution of these read commands an upstream data frame is sent after the 2 stop bits of the prior upstream data frame and one additional inter-frame bit waiting time.

If a new read command is received while the 4 registers up-stream communication is active, the 16 bit up-stream on-going is completed and after the inter-frame bit it is sent the new 4 register up-stream sequence requested.

With the beginning of the upstream frame the latched flags contained in the register are cleared automatically.

The time from the read command to the first upstream frame of the answer is less than 100µs.

The end of the upstream frame is after 17 x 4 tUSC. Outside the upstream frame the DO output is high impedance.

Figure 80. Upstream communication diagram

Timing characteristics

DocID027452 Rev 5 131/170

Symbol	Parameter		Typ.	Max.	Unit
t_{CL}	Cycle time	25			ns
t _{setup}	Data setup time	5			ns
t _{hold}	Data hold time	5	$\overline{}$	Ξ.	ns
t _{switch}	Switching time Switching time for CL, EN and SI measured between 0.1*VVDD3 and 0.9*VVDD3			3	ns
t_{CLlow}	CL low time	10	$\overline{}$	$\overline{}$	ns
t _{CLhigh}	CL high time	10			ns
$t_{ENsetup}$ (1)	EN setup time (i.e. time between falling edge of EN and next falling edge of CL)	5			ns
t_{ENhold} ⁽¹⁾	EN hold time (i.e. time between falling edge of CL and next rising edge of EN)				ns
t_{SDO} / t_{CL}	data out cycle time CL CONF1='1',CL CONF0='1' CL_CONF1='1',CL_CONF0='0' CL CONF1='0',CL CONF0='1' CL CONF1='0',CL CONF0='0'		128 64 32 16	$+25%$	
Clock range at CL L9779WD is fully functional incl. all timings f_{CL} as long as there is a clock at pins CLP, CLN: CL				40	MHz
	tSDOdelay			160	ns

Table 61. Timing characteristics

1. Enable setup time and enable hold time are validated with characterization.

Figure 82. Time circuit

132/170 DocID027452 Rev 5

Figure 83. Cycle time diagram

Pin	Symbol	Parameter	Test condition	Min	Typ	Max	Unit
CLP, CLN	VCL_low	Differential input low detection level VCL_Iow= VCLP_Iow- VCLN_Iow		-100			mV
	VDIP, VDIN	Input voltage range		0.8	$\overline{}$	1.6	V
	VDIdiff	Differential input voltage VDIdiff = VDIP-VDIN	Not to be tested. It is an	150	$\overline{}$	450	mV
	VDIdiff	Input voltage offset VDIdiff = 0.5* (VCLP+VCLN)	application note.	1		1.4	\vee
	R_{cl}	Resistor between DIP and DIN		\blacksquare	100	\blacksquare	Ω
DIP, DIN	R_{pu} _N	Internal pull-up resistor	\overline{a}	100	200	400	kΩ
	R_{pd_P}	Internal pull-down resistor	\overline{a}	100	200	400	$k\Omega$
	VDI_high	Differential input high detection level VDI_high= VDIP_high- VDIN_high	$\overline{}$	$\overline{}$	$\overline{}$	100	mV
	VDI_low	Differential input low detection level VDI_low= VDIP_low- VDIN_low	\blacksquare	-100			mV
	V _{DO_L}	DO output low level	VDD $IO = 5 V$ or 3.3 V Isink current = 2 mA			0.5	\vee
DO	VDO_H	DO output high level	VSUP = 5 V or 3.3 V Isource current=2mA	VDD IO -0.5		L,	V
	f_{DO}	Maximum frequency	Tested by SCAN	fCL/ 128	fCL/ 64	fCL/ 16	MHz
	EN _L	Low input level	\overline{a}	-0.3	\overline{a}	1.1	V
EN	EN_{H}	High input level	\blacksquare	2.3	$\qquad \qquad -$	VDD $5 + 0.3$	V
	V _{HYST}	Hysteresis	\overline{a}	0.1		\overline{a}	\vee
	I_{IN}	Input current	\overline{a}	\overline{a}	$\frac{1}{2}$	5	μA
	R_{PU}	Pull-up resistor	\blacksquare	50	$\qquad \qquad \blacksquare$	250	$k\Omega$

Table 62. Time electrical characteristics (continued)

6.18.2 Commands

MSC-commands are encoded with 6 bits with a Hamming distance at least of 2.

Table 63. Commands

Note: Pay attention to the fact that the LSB is always transmitted first.

RD_DATA1, 2, 3, 4, 5, 6, 7 and 8

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

READ_DATA1 initiates 4 upstream communications that transfer data block 1 that consists of the registers CONFIG_REG1, CONFIG_REG2, CONFIG_REG3 and CONFIG_REG4, transmitted exactly in this order.

READ_DATA2 initiates 4 upstream communications that transfer data block 2 that consists of the registers CONFIG_REG5, CONFIG_REG6, CONFIG_REG7, not used, transmitted exactly in this order.

READ_DATA3 initiates 4 upstream communications that transfer data block 3 that consists of the registers DIA_REG1, DIA_REG2, DIA_REG3 and DIA_REG4, transmitted exactly in this order.

READ_DATA4 initiates 4 upstream communications that transfer data block 4 that consists of the registers DIA_REG5, DIA_REG6, DIA_REG7 and DIA_REG8, transmitted exactly in this order.

READ_DATA5 initiates 4 upstream communications that transfer data block 5 that consists of the registers DIA_REG9, DIA_REG10, DIA_REG11 and IDENT_REG, transmitted exactly in this order.

READ_DATA6 initiates 4 upstream communications that transfer data block 6 that consists of the registers WDA_QUERY, not used, STEP_CTN_H and STEP_CTN_L.

READ_DATA7 initiates 4 upstream communications that transfer data block 7 that consists of the registers DIA_REG12, DIA_REG12, RESP, and WDA_RESPTIME.

READ_DAT8 initiates 4 upstream communications that transfer data block 7 that consists of the registers WDA_RESPTIME, REQULO, REQUHI, RST_AB1_CNT.

The command has no relevant data as command data bit - they may be set to '1' or '0'.

If a new read command is received while the current 4 up-stream communication is active, the 16 bit up-stream on-going is completed and after the inter-frame bit it is sent the new 4 register up-stream sequence requested.

WR_CONFIG1, 2, 3, 4, 5, 6, 7, WR_RESP, WR_RESPTIME

Table 65. WR_CONFIG1, 2, 3, 4, 5, 6, 7, WR_RESP, WR_RESPTIME

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

Writes the register CONFIG_REG1, 2, 3, 4, 5, 6, 7

Lock, unlock

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

This command disables ("lock") writing of all configuration registers. The commands have no relevant data as command data bit - they may be set to '1' or '0'.

The registers RESP and RESPTIME are not affected by LOCK command (i.e. they cannot be locked)

Default state is configuration registers not locked.

The content of a lockable bit is valid both if the bit is locked or if it is unlocked. Writing data to the bit is possible if the bit is unlocked; the new values become valid during execution of the write command.

DocID027452 Rev 5 137/170

SW_RST

-							
Command	CSB	C(50)	CD(7.0)				
SW RST		100001	xxxxxxxx				

Table 67. SW_RST

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

With $CD(7..0) = X X X X X X X X X$

This command generates a L9779WD internal reset initiated by the µC's software ("software reset") that clears all the configuration and diagnostic registers and switches-off all the drivers.

The command has no relevant data as command data bit - they may be set to '1' or '0'.

Start, Stop

Table 68. Start, Stop

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

The command START sets the bit < OUT_DIS $>$ to '0'. With < OUT_DIS $>$ = '0' the outputs [OUT1...OUT9] [OUT13...OUT28] and [IGN1...IGN4] can be activated using control registers. After a reset (default state) the bit is <OUT_DIS>='1' and the outputs are disabled (so any MSC data frame writing control registers is ignored and the power stages are all switched off).

The command STOP sets the bit <OUT_DIS> to '1' disabling the outputs.

These commands have no relevant data as command data bit - they may be set to '1' or '0'.

MRD_REACT

Table 69. MRD_REACT

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit

This command allows to the uC to turn on the MRD if it was switched off due to over current.

RD_SINGLE

CSB : command selection bit - always '1'

C(5...0) : command bit

CD(7...0): command data bit to select the register to be read. NB: CD(7..6) must be 0.

This command allows to read one register at a time. The register to be read is specified through the command data field and is encoded with a Hamming distance at least of 2 according to the following table:

#	CD(5:0)	Register	Description
12	010010	R DIA REG2	diagnosis bit of OUT 5,6,7,8
13	010100	R DIA REG3	diagnosis bit of OUT 9,10,13,14
14	010111	R DIA REG4	diagnosis bit of OUT 15,16,17,18
15	011000	R DIA REG5	diagnosis bit of OUT 19,20
16	011011	R DIA REG6	diagnosis bit of OUT 21,22,23,24
17	011101	R DIA REG7	diagnosis bit of OUT 25,26,27,28
18	011110	R DIA REG8	diagnosis bit of IGN 1,2,3,4
19	100001	R DIA REG9	VTRK diag bit/VRS diag bit/MRD status /KEY ON STATUS (not filtered)
20	100010	R DIA REG10	OV RST/OUT DIS/V3V3 UV/general diag in OUT 21- 28/CRK_RST/ general diag in OUT 1-10,13-20,IGN 1- 4/TNL RST
21	100100	R DIA REG11	MSC error flag/CAN error flag/VDD reset flag/ over temperature flag
22	100111	ZERO REG	Returns all zeros
23	101000	R STP_CNT_H	stepper counts high
24	101011	R STP CNT L	stepper counts low
25	101110	R IDENT REG	chip id, revision information
26	101101	R DIA REG12	Key on status filtered
27	110000	RESPTIME	WDA Response Time
28	110011	REQULO	WDA request low byte
29	110101	REQUHI	WDA request high byte
30	110110	RST AB1 CNT	WDA AB1 counter

Table 71. Register through the command data field (continued)

In case of RD_SINGLE command the upstream consists of 16 bits as described in *[Figure 80](#page-130-0)*. The association between the registers and the "4 bit address field" is the following:

6.18.3 Registers (Upstream blocks)

Table 15. Registers							
Register	Address	Description	Written by	Read by			
Upstream read block 1							
CONFIG REG1	0000b	Configuration register 1	WR_CONFIG1	RD DATA1			
CONFIG REG2	0100b	Configuration register 2	WR CONFIG2	RD_DATA1			
CONFIG_REG3	1000b	Configuration register 3	WR_CONFIG3	RD_DATA1			
CONFIG_REG4	1100b	Configuration register 4	WR CONFIG4	RD_DATA1			
Upstream read block 2							
CONFIG REG5	0000b	Configuration register 5	WR_CONFIG5	RD_DATA2			
CONFIG_REG6	0100b	Configuration register 6	WR_CONFIG6	RD_DATA2			
CONFIG_REG7	1000b	Configuration register 7	WR_CONFIG7	RD DATA2			
0x0000	1100b			RD DATA2			
Upstream read block 3							
DIA_REG1	0001b	Diagnostic register1		RD DATA3			
DIA REG2	0101b	Diagnostic register2		RD DATA3			
DIA_REG3	1001b	Diagnostic register3		RD_DATA3			
DIA_REG4	1101b	Diagnostic register4		RD DATA3			
Upstream read block 4							
DIA_REG5	0010b	Diagnostic register5		RD DATA4			
DIA_REG6	0110b	Diagnostic register6		RD_DATA4			
DIA_REG7	1010b	Diagnostic register7		RD_DATA4			
DIA_REG8	1110b	Diagnostic register8	$\overline{}$	RD_DATA4			
Upstream read block 5							
DIA_REG9	0011b	Diagnostic register9		RD_DATA5			
DIA_REG10	0111b	Diagnostic register10		RD_DATA5			
DIA_REG11	1011b	Diagnostic register11		RD_DATA5			
IDENT_REG	1111b	Identifier		RD_DATA5			
Upstream read block 6							
WD_QUERY	0000b	WDA Query		RD_DATA6			
0x0000	0100b	Not used		RD_DATA6			
STEP_CNT_H	1000b			RD_DATA6			
STEP_CNT_L	1100b		-	RD_DATA6			

Table 73. Registers

Table 73. Registers (continued)

STEP_CNT_H STEPPER COUNTER HIGH

STEP_CNT_L STEPPER COUNTER LOW

- [5] RESERVED: not used
- [4:0] CNT[4:0]: low part of steps count

IDENT_REG Identity register

Configuration register 1, 2, 3

CONFIG_REG1 CONFIG_REG1

CONFIG_REG2 CONFIG_REG2

CONFIG_REG3 CONFIG_REG3

1 = VRS hyst. Feedback connected after adaptative filter

CONFIG_REG4 CONFIG_REG4

CONFIG_REG5 CONFIG_REG5

CONFIG_REG6 CONFIG_REG6

	Reg6- bit ₀	Power off source					
Reg6- bit ₅		WATCHDOG	KEY OFF	<u> ၈</u> TIMEOUT (REG4 bit7	SEO (OUT14 OUT13/ OUT14)	Description	
	0		X			Direct switch-off at KEY ON=0(default)	
1	1	X	(X)			Switch-off in case of Watch-dog error	
Ω	$\mathbf 0$	X	(X)	X	X	Switch-off at expiration of PWL timer SEO enabled for OUT1-4, OUT13,14	
0	1	X	(X)		X	Switch-off in case of Watchdog error SEO enabled for OUT1-4, OUT13,14	

Table 74. CONFIG_REG6 power off source

CONFIG_REG7 CONFIG_REG7

stages.

CONFIG_REG10 (CPS Configuration register) Configuration register 10

Address: -

Type: WR_CPS

Reset: 0000 0001

- [7:1] See *[Table 39](#page-89-0)* and *[40](#page-89-1)*
	- [0] CPS_CONF
		- 1: OUT21...OUT28 are configured as 2 full-bridge for stepper motor driving (default)
		- 0: OUT21...OUT24 are configured as single power stages

DIA_REG[1:5] Diagnostic register 1, 2, 3, 4, 5

Address: 0001b, 0101b, 1001b, 1101b, 0010b

Type: R (Read only)

Reset:

DIA_REG1:[7:6] OUT4_DIAG: Diagnosis bit of power stage OUT4

- 00: Short-circuit to ground (SCG)
- 01: Open load (OL)
- 10: Short-circuit to BAT (SCB)
- 11: Power stage OK NO FAIL
- DIA_REG1:[5:4] OUT3_DIAG: Diagnosis bit of power stage OUT3
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL

DIA_REG1:[3:2] OUT2_DIAG: Diagnosis bit of power stage OUT2

- 00: Short-circuit to ground (SCG)
- 01: Open load (OL)
- 10: Short-circuit to BAT (SCB)
- 11: Power stage OK NO FAIL

- DIA_REG1:[1:0] OUT1_DIAG: Diagnosis bit of power stage OUT1 00: Short-circuit to ground (SCG) 01: Open load (OL) 10: Short-circuit to BAT (SCB) 11: Power stage OK NO FAIL
- DIA_REG2:[7:6] OUT8_DIAG: Diagnosis bit of power stage OUT8 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG2:[5:4] OUT7_DIAG: Diagnosis bit of power stage OUT7 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG2:[3:2] OUT6_DIAG: Diagnosis bit of power stage OUT6
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG2:[1:0] OUT5_DIAG: Diagnosis bit of power stage OUT5
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG3:[7:6] OUT14_DIAG: Diagnosis bit of power stage OUT14
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG3:[5:4] OUT13_DIAG: Diagnosis bit of power stage OUT13
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
	- DIA_REG3:[3]]WDA STATUS: status of WDA pin, not latched
- DIA_REG3:[2] RESERVED: not used
- DIA_REG3:[1:0] OUT9_DIAG: Diagnosis bit of power stage OUT9
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL

- DIA_REG4:[7-6] OUT18_DIAG: Diagnosis bit of power stage OUT18
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG4:[5-4] OUT17_DIAG: Diagnosis bit of power stage OUT17
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG4:[3-2] OUT16_DIAG: Diagnosis bit of power stage OUT16
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG4:[1-0] OUT15_DIAG: Diagnosis bit of power stage OUT15
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG5:[7:4] RESERVED: All bit read 1
- DIA_REG5:[3-2] OUT20_DIAG: Diagnosis bit of power stage OUT20 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- DIA_REG5:[1-0] OUT19_DIAG: Diagnosis bit of power stage OUT19
	- 00: Short-circuit to ground (SCG)
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
	- *Note: All diagnosis bit (including OT1, F1, OT2, F2) will be cleared automatically by reading ñ i.e. if a diagnosis bits indicates a fault this fault has occurred after the last read access to this register.*

Diagnostic register 6 and 7

DIA_REG7 DIA_REG7

Address: 1010b

Type: R (Read only)

Reset:

Configured as single power stages

- [7-6] OUT28_DIAG[1:0]: Diagnosis bit of OUT28
	- 00: Short-circuit to ground
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- [5-4] OUT27 DIAG[1:0]: Diagnosis bit of OUT27
	- 00: Short-circuit to ground
	- 01: Open load (OL)
	- 10: Short-circuit to BAT (SCB)
	- 11: Power stage OK NO FAIL
- [3-2] OUT26 DIAG[1:0]: Diagnosis bit of OUT26 00: Short-circuit to VB
	- 01: Open load (OL)
	- 10: Short-circuit to GND
	- 11: Power stage OK NO FAIL
- [1-0] OUT25 DIAG[1:0]: Diagnosis bit of OUT25
	- 00: Short-circuit to VB
	- 01: Open load (OL)
	- 10: Short-circuit to GND
	- 11: Power stage OK NO FAIL

Configured as H bridge

[7-0] H2_diag[7:0]: Diagnosis bit of H2 bridge 00000001: Short to Ground (OFF) 00000101: Short to VBAT (OFF) 00000100: Open Load (OFF) 00000010: Open Load (ON) 00000011: Over current (ON) 00000111: Fault detection running (ON) 11111111: Power stages OK NO FAULT All other combinations: NOT USED

DIA_REG8 Diagnostic register 8

DIA_REG9 DIA_REG9 DIA_REG9

Address: 0011b

Type:

Reset:

- [7] KEY ON STATUS
	- 1: KEY_ON voltage above KEY_ON_H 0: KEY_ON voltage below KEY_ON_L
- [6] MRD_OVC
	- 1: Current MRD status is OFF due to previous Over current
	- 0: Current MRD status is ON (no OVC detected)
- [5] VRS_STAT
	- 1: Diag ON
	- 0: Diag OFF
- [4] VRS DIAG
	- 0: No Fault
	- 1: Generic fault detected

This function is only available if VRS is set to fully adaptive mode. When limited adaptive mode is set, VRS_DIAG always returns 0.

- [3-2] VTRK2_DIAG[1:0]: Diagnosis bit of VTRK2
	- 00: Not used
	- 01: Overload condition/out of regulation
	- 10: Overvoltage (OV) or over temperature (OT) (Lower priority respect to Overload condition)
	- 11: Sensor supply VTRK ok NO FAIL
- [1-0] VTRK1_DIAG[1:0]: Diagnosis bit of VTRK1
	- 00: Not used
	- 01: Overload condition/out of regulation
	- 10: Overvoltage (OV) or over temperature (OT) (Lower priority respect to overload condition)
	- 11: Sensor supply VTRK OK NO FAIL

DIA_REG10 Diagnostic register 10

software reset SW_RST command and when the RST pin is asserted.

DIA_REG11 Diagnostic register 11

Address: 1011b

Type:

Reset:

- [7] OT1
	- 0: No fault
	- 1: Over temperature occurred in VTRK1,2
- [6] OT2
	- 0: No fault
	- 1: Over temperature occurred in the OUTx and IGNx
- [5] OT3
	- 0: No fault
	- 1: Over temperature occurred in MRD
- [4] OT4
	- 0: No fault
	- 1: Over temperature occurred in V3V3
- [3] VDD5UV_RST
	- 0: No reset generated
	- 1: Reset generated by VDD UV (t >THOLD)
	- Note: if VDD5_UV is masked, the VDD5_UV event is anyhow latched.

[2] CAN_ERROR

- 0: No fault
- 1: fault present (one of the 4 possible error on CAN)

[1] TRANS L

0: No fault 1: data frame length incorrect

[0] TRANS F

0: No fault 1= no data stream within time-out

DIA_REG12 DIA_REG12

Address: 0000b

Type:

Reset:

- [7] VDDIO_UNDERVOLTAGE: It goes to 1, if VDDIO undervoltage longer than 225 ms
- [6] WDG RST latched: 1: WDA has generated a RST event 0: no event
- [5] SEO event when the OUT1-4 are switched off after 225 ms
- [4] SEO event when the OUT13-14 after 600ms when KEY is OFF
- [3] WDG_RST not latched: 1: WDA has generated a RST event 0: no event
- [2:1] RESERVED: not used
	- [0] KEY ON FLT: Key on after filter

Note: the DIA_REG12 is read by READ_DATA 7 but reset by READ_DATA5.

Bit4 and bit5 are usable when power-latch enable bit in CONF6 Bit 5 is set to 0. SEO Flags are set to 1 after delay if KEY_ON is low or if a WDA event occurs with CONF6 Bit 5 already set to 0. In the latter case the KEY_ON may be high but SEO bits are nevertheless set.

Control registers CONTR1 to 4

Control registers are written with the data frame. (Remember: D1 is the second least bit of the data frame - the LSB D0 is the "data selection bit" with D0='0'. The bit D0 is the first bit received by the L9779WD on the downstream channel in a data frame!).

They control the output stages OUT1...10, OUT13...20, OUT21...28 and IGNn.

CMD = 1 OUTPUT ONCMD = 0 OUTPUT OFF

CONTR_REG1 CONTR_REG1

CONTR_REG2 CONTR_REG2

Address:

Type:

Reset: 0000 0000 (ALL outputs switched OFF)

- [7] CMD_OUT15 1: OUT15 - Power stage switched ON 0: OUT15 - Power stage switched OFF
- [6] CMD_OUT14 1: OUT14 - Power stage switched ON 0: OUT14 - Power stage switched OFF
- [5] DON'T CARE
- [3] CMD_OUT9
	- 1: OUT9 Power stage switched ON 0: OUT9 - Power stage switched OFF
- [4] CMD_IGN1 1: IGN1 - Power stage switched ON
	- 0: IGN1 Power stage switched OFF
- [2] CMD_IGN2
	- 1: IGN2 Power stage switched ON
	- 0: IGN2 Power stage switched OFF
- [1] CMD_IGN3
	- 1: IGN3 Power stage switched ON 0: IGN3 - Power stage switched OFF
- [0] CMD_IGN4
	- 1: IGN4 Power stage switched ON
	- 0: IGN4 Power stage switched OFF

Note: The meaning of some CONTR_REG3 bit depends on the configuration of bit CPS_CONF of CONF_REG1.

DocID027452 Rev 5 165/170

CONTR_REG4 Control register 4

- $0 \rightarrow 1$: step change in the driving sequence (next step applied)
- *Note: The meaning of some CONTR_REG4 bit depends on the configuration of bit CPS_CONF of CONF_REG1.*

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of $ECOPACK^®$ packages, depending on their level of environmental compliance. $ECOPACK^®$ specifications, grade definitions and product status are available at: *www.st.com*.

 $ECOPACK^®$ is an ST trademark.

7.1 HiQUAD-64 package information

Figure 84. HiQUAD-64 package outline

DocID027452 Rev 5 167/170

	rabic ro. mgoAb o+ paonago mconamoaraala Dimensions									
Ref		Millimeters		Inches (1)						
	Min.	Typ.	Max.	Min.	Typ.	Max.				
A	$\frac{1}{2}$	$\overline{}$	3.15	\blacksquare	$\mathbb{Z}^{\mathbb{Z}}$	0.1240				
A ₁	0	\blacksquare	0.25	$\mathbf 0$	$\overline{}$	0.0098				
A2	2.50	$\overline{}$	2.90	0.0984	$\overline{}$	0.1142				
A ₃	0	\blacksquare	0.10	$\mathbf 0$	$\overline{}$	0.0039				
$\sf b$	0.22	$\overline{}$	0.38	0.0087	\Box	0.0150				
\mathbf{C}	0.23	\blacksquare	0.32	0.0091	\blacksquare	0.0126				
D ⁽²⁾	17.00	\blacksquare	17.40	0.6693	\blacksquare	0.6850				
D ₁	13.90	14.00	14.10	0.5472	0.5512	0.5551				
D ₂	2.65	2.80	2.95	0.1043	0.1102	0.1161				
E	17.00	$\mathcal{L}_{\mathcal{A}}$	17.40	0.6693	\equiv	0.6850				
$E1^{(1)}$	13.90	14.00	14.10	0.5472	0.5512	0.5551				
E2	2.35	\sim	2.65	0.0925	$\sim 10^7$	0.1043				
E ₃	9.30	9.50	9.70	0.3661	0.3740	0.3819				
E ₄	13.30	13.50	13.70	0.5236	0.5315	0.5394				
$\mathbf e$	\blacksquare	0.65	$\overline{}$	\overline{a}	0.0256	$\frac{1}{2}$				
F	$\overline{}$	0.12	\overline{a}		0.0047	\mathbb{L}^2				
G	$\overline{}$	0.10	$\overline{}$	$\overline{}$	0.0039	\blacksquare				
L	0.80	\blacksquare	1.10	0.0315	\overline{a}	0.0433				
${\sf N}$	\equiv \blacksquare		10°	$\frac{1}{2}$	$\qquad \qquad -$	10°				
s	0° $\overline{}$		7°	0°	$\overline{}$	7°				

Table 75. HiQUAD-64 package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (.006inc.).

8 Revision history

Table 76. Document revision history

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

170/170 DocID027452 Rev 5

