

**SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688,
SN74LS682, SN74LS684 THRU SN74LS688
8-BIT MAGNITUDE/IDENTITY COMPARATORS**

SDLS008


D2617, JANUARY 1981 - REVISED MARCH 1988

- Compares Two 8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 . . . JT and NT 24-Pin, 300-Mil Packages

TYPE	P = Q	P > Q	OUTPUT ENABLE	OUTPUT CONFIGURATION	20-kΩ PULLUP
'LS682	yes	yes	no	totem-pole	yes
'LS684	yes	yes	no	totem-pole	no
'LS685	yes	yes	no	open-collector	no
SN74LS686	yes	yes	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'LS688	yes	no	yes	totem-pole	no


SN54LS682, SN54LS684, SN54LS685 . . . J PACKAGE
SN74LS682, SN74LS684, SN74LS685 . . . DW OR N PACKAGE

(TOP VIEW)




SN54LS682, SN54LS684, SN54LS685 . . . FK PACKAGE

(TOP VIEW)




SN54LS687 . . . JT PACKAGE
SN74LS686, SN74LS687 . . . DW OR NT PACKAGE

(TOP VIEW)



SN54LS687 . . . FK PACKAGE


(TOP VIEW)



NC - No internal connection


SN54LS688 . . . J PACKAGE
SN74LS688 . . . DW OR N PACKAGE

(TOP VIEW)



SN54LS688 . . . FK PACKAGE

(TOP VIEW)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688
SN74LS682, SN74LS684 THRU SN74LS688
8-BIT MAGNITUDE/IDENTITY COMPARATORS**

description




These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide $P = Q$ outputs and all except 'LS688 provide $P > Q$ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-k Ω pullup termination resistors on the Q inputs for analog or switch data.

FUNCTION TABLE

DATA	INPUTS		OUTPUTS	
	\bar{G}	\bar{G}_1	\bar{G}_2	$\bar{P} = \bar{Q}$
$P = Q$	L	X	X	L
$P > Q$	X	L	X	L
$P < Q$	X	X	X	H
$P = Q$	H	X	X	H
$P > Q$	X	H	H	H
X	H	H	H	H

- NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS688.
 2. The $\bar{P} < \bar{Q}$ function can be generated by applying the $\bar{P} = \bar{Q}$ and $\bar{P} > \bar{Q}$ outputs to a 2-input NAND gate.
 3. For 'LS686 and 'LS687, \bar{G}_1 enables $\bar{P} = \bar{Q}$ and \bar{G}_2 enables $\bar{P} > \bar{Q}$.


logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for DW, J, JT, N, and NT packages.


**SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688,
SN74LS682, SN74LS684 THRU SN74LS688
8-BIT MAGNITUDE/IDENTITY COMPARATORS**

logic symbols[†] (continued)




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, JT, N, and NT packages.

schematics of inputs and outputs



**SN54LS682, SN54LS684, SN54LS685
SN74LS682, SN74LS684, SN74LS685
8-BIT MAGNITUDE/IDENTITY COMPARATORS**

'LS682, 'LS684, 'LS685 logic diagram (positive logic)




Pin numbers shown are for DW, J, and N packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS687
 SN74LS686, SN74LS687
 8-BIT MAGNITUDE/IDENTITY COMPARATORS

'LS686, 'LS687 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688
 SN74LS682, SN74LS684 THRU SN74LS688
 8-BIT IDENTITY COMPARATORS**

'LS688 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: Q inputs of 'LS682	5.5 V
All other inputs	7 V
Off-state output voltage: 'LS685, 'LS687	7 V
Operating free-air temperature range: SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688	-55°C to 125°C
SN74LS682, SN74LS684 thru SN74LS688	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**SN54LS682, SN54LS684, SN54LS688
SN74LS682, SN74LS684, SN74LS686, SN74LS688
8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS**

recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.85	5	5.25	V
High-level output current, I_{OH}				-400		-400	μA
Low-level output current, I_{OL}				12		24	mA
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS'			SN74LS'			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IH}	High-level input voltage			2		2		V
V_{IL}	Low-level input voltage				0.7		0.8	V
$V_T + - V_T -$	Hysteresis				0.4		0.4	V
V_{IK}	P or Q inputs	$V_{CC} = \text{MIN}$			-1.5		-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = V_{IL\text{max}}$, $I_{OH} = -400 \mu A$	0.4		2.5		2.7	V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 V$,	0.25	0.4	0.25	0.4		V
		$V_{IL} = V_{IL\text{max}}$, $I_{OL} = 12 \text{ mA}$				0.35	0.5	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			0.1		0.1	mA
	All other inputs	$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$						
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$		20		20		μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$		-0.4		-0.4		mA
	All other inputs			-0.2		-0.2		
$I_{OS}^§$	Short-circuit output current	$V_{CC} = \text{MAX}$, $V_O = 0$	-20	-100	-20	-100		mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, See Note 1	42	70	42	70		mA
			40	65	40	65		
			44	75	44	75		
			40	65	40	65		

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 1: I_{CC} is measured with any \bar{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS682, SN54LS684, SN54LS688
 SN74LS682, SN74LS684, SN74LS686, SN74LS688
 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS**

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ^T	FROM (INPUTS)	TO (OUTPUT)	TEST CONDITIONS	'LS682			'LS684			'LS686			'LS688			UNIT
				MIN	TYP	MAX										
t _{PLH}	P	$\bar{P} = \bar{Q}$	$R_L = 667 \Omega$, $C_L = 45 \text{ pF}$, All other inputs low, See Note 2	13	25		15	25		13	25		12	18	ns	
t _{PHL}				15	25		17	25		20	30		17	23		
t _{PLH}	Q	$\bar{P} = \bar{Q}$		14	25		16	25		13	25		12	18	ns	
t _{PHL}				15	25		15	25		21	30		17	23		
t _{PLH}	\bar{G}, \bar{G}_1	$\bar{P} = \bar{Q}$								11	20		12	18	ns	
t _{PHL}										19	30		13	20		
t _{PLH}	P	$\bar{P} > Q$		20	30		22	30		19	30				ns	
t _{PHL}				15	30		17	30		15	30					
t _{PLH}	Q	$\bar{P} > Q$		21	30		24	30		18	30				ns	
t _{PHL}				19	30		20	30		19	30					
t _{PLH}	\bar{G}_2	$\bar{P} > Q$								21	30				ns	
t _{PHL}										16	25					

^Tt_{PLH} = propagation delay time, low-to-high-level outputs; t_{PHL} = propagation delay time, high-to-low-level output.
 NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

TEXAS

 INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75266

**SN54LS685, SN54LS687
SN74LS685, SN74LS687, SN74LS688
8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS**

recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.85	5	5.25	V
High-level output current, I_{OH}			5.5			5.5	V
Low-level output current, I_{OL}			12			24	mA
Operating free-air temperature, T_A	-55	125	0	0	70	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS'			SN74LS'			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IH}	High-level input voltage			2		2		V
V_{IL}	Low-level input voltage			0.7		0.8		V
$V_{T+} - V_{T-}$ Hysteresis	P or Q inputs	$V_{CC} = \text{MIN}$		0.4		0.4		V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$		-1.5		-1.5		V
I_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL\text{max}}$, $V_{OH} = 5.5 \text{ V}$		250		100		μA
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$,	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4	V
		$V_{IL} = V_{IL\text{max}}$	$I_{OL} = 24 \text{ mA}$			0.35	0.5	
I_I		$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$		0.1		0.1		mA
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$		20		20		μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$		-0.2		-0.2		mA
I_{CC}	Supply current	'LS685		40	65	40	65	mA
		'LS687	$V_{CC} = \text{MAX}$, See Note 1	44	75	44	75	

[†]For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 1: I_{CC} is measured with any \bar{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 555012 • DALLAS, TEXAS 75265

SN54LS685, SN54LS687

SN74LS685, SN74LS687

8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS685			'LS687			UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH}	P	$P = Q$	$R_L = 667 \Omega$, $C_L = 45 \text{ pF}$, All other inputs low, See Note 2	30	45		24	35		ns	
t_{PHL}				19	35		20	30			
t_{PLH}		$P = Q$		24	45		24	35			
t_{PHL}				23	35		20	30			
t_{PLH}		\bar{G}, \bar{G}_1					21	35			
t_{PHL}							1B	30			
t_{PLH}		$P > Q$		32	45		24	35			
t_{PHL}				16	35		16	30			
t_{PLH}		Q		30	45		24	35		ns	
t_{PHL}				20	35		16	30			
t_{PLH}		\bar{G}_2					24	35		ns	
t_{PHL}							15	30			

[†] t_{PLH} = propagation delay time, low-to-high-level outputs; t_{PHL} = propagation delay time, high-to-low-level output.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

SN74LS684, Octal binary or BCD magnitude comparators

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS684	SN74LS684
Voltage Nodes (V)	5	5
V _{cc} range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
No. of Bits	8	8
Logic	Inv	Inv
P = Q	YES	YES
P > Q	YES	YES

FEATURES

[▲ Back to Top](#)

- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 ... JT and NT 24-Pin, 300-Mil Packages

DESCRIPTION

[▲ Back to Top](#)

These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide P = Q\ outputs and all except 'LS688 provide P > Q\ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-kΩ pullup termination resistors on the Q inputs for analog or switch data.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74ls684.pdf](#) (438 KB) (Updated: 03/01/1988)

APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDL006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)

- Live Insertion (SDYA012 - Updated: 10/01/1996)

RELATED DOCUMENTS

[View Related Documentation for Digital Logic](#)

 [Back to Top](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
 - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
 - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

PRICING/ AVAILABILITY/ PKG

DEVICE INFORMATION

 [Back to Top](#)

TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 200

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY\DATE	<u>LEAD TIME</u>
1700	8050 07 Oct	4 WKS
	> 10k 14 Oct	
	> 10k 18 Nov	
	> 10k 25 Nov	
	> 10k 02 Dec	
2000	8050 04 Oct	4 WKS
	> 10k 11 Oct	
	> 10k 15 Nov	
	> 10k 22 Nov	
	> 10k 02 Dec	
223	8025 07 Oct	4 WKS
	> 10k 14 Oct	
	3404 21 Oct	
	> 10k 18 Nov	
	> 10k 25 Nov	
<u>N/A*</u>	> 10k 14 Oct	4 WKS
	> 10k 18 Nov	

REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002

						> 10k 25 Nov		
						> 10k 02 Dec		

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



TEXAS INSTRUMENTS

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

[Advanced Search](#)

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

SN74LS682, Octal binary or BCD magnitude comparators

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS682	SN74LS682
Voltage Nodes (V)	5	5
V _{cc} range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
No. of Bits	8	8
Logic	Inv	Inv
P = Q		YES
P > Q		YES

FEATURES

[▲ Back to Top](#)

- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 ...JT and NT 24-Pin, 300-Mil Packages

DESCRIPTION

[▲ Back to Top](#)

These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide P = Q\ outputs and all except 'LS688 provide P > Q\ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-kΩ pullup termination resistors on the Q inputs for analog or switch data.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74ls682.pdf](#) (438 KB) (Updated: 03/01/1988)

APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)

- Live Insertion (SDYA012 - Updated: 10/01/1996)

RELATED DOCUMENTS

[View Related Documentation for Digital Logic](#)

 [Back to Top](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
 - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
 - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

PRICING/ AVAILABILITY/ PKG

DEVICE INFORMATION

 [Back to Top](#)

TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 200

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY\DATE	<u>LEAD TIME</u>
<u>N/A*</u>	> 10k 07 Oct	4 WKS
	> 10k 18 Nov	
	> 10k 25 Nov	
	> 10k 02 Dec	
	> 10k 09 Dec	
<u>N/A*</u>	> 10k 04 Oct	4 WKS
	4923 11 Oct	
	> 10k 15 Nov	
	> 10k 22 Nov	
	> 10k 02 Dec	
<u>N/A*</u>	600 24 Sep	4 WKS
	1420 26 Sep	
	> 10k 07 Oct	
	> 10k 18 Nov	
	> 10k 25 Nov	
<u>N/A*</u>	> 10k 14 Oct	4 WKS
	> 10k 18 Nov	

REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002

						> 10k 25 Nov		
						> 10k 02 Dec		

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



TEXAS INSTRUMENTS

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

[Advanced Search](#)

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

SN74LS688, 8-Bit Magnitude/Identity Comparators

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS688	SN74LS688
Voltage Nodes (V)	5	5

[FEATURES](#)[▲ Back to Top](#)

- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 ... JT and NT 24-Pin, 300-Mil Packages

[DESCRIPTION](#)[▲ Back to Top](#)

These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide P = Q\ outputs and all except 'LS688 provide P > Q\ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-kΩ pullup termination resistors on the Q inputs for analog or switch data.

[TECHNICAL DOCUMENTS](#)[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

[DATASHEET](#)[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74ls688.pdf](#) (438 KB) (Updated: 03/01/1988)

[APPLICATION NOTES](#)[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

[RELATED DOCUMENTS](#)[▲ Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

PRICING/ AVAILABILITY/ PKG

DEVICE INFORMATION

 [Back to Top](#)

TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 20

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
<u>N/A*</u>	20 23 Sep	4 WKS
	> 10k 14 Oct	
	> 10k 18 Nov	
	> 10k 25 Nov	
	> 10k 02 Dec	
<u>N/A*</u>	364 03 Oct	4 WKS
	> 10k 11 Oct	
	> 10k 15 Nov	
	> 10k 22 Nov	
	> 10k 02 Dec	
<u>N/A*</u>	> 10k 14 Oct	4 WKS
	> 10k 21 Oct	
	1000 22 Oct	
	1620 28 Oct	
	540 11 Nov	
<u>N/A*</u>		Not Available
<u>N/A*</u>	227 23 Sep	4 WKS
	223 26 Sep	
	> 10k 14 Oct	
	1550 11 Nov	
	> 10k 18 Nov	

REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)