

BD7220FV-C

ROHM

General Description

BD7220FV-C is a coulomb counter IC for high-current applications. The product integrates a high-accuracy operational amp, a current accumulation logic circuit and a 16-bit ΔΣADC to perform current accumulation with high precision. The current sense input supports shunt resistors and output current sensors, and uses the SPI communication interface. BD7220FV-C only requires SPI commands to carry out the calibration necessary for high-precision measurement, so it can also get current accumulation information for battery state-of-charge estimation.

Features

- \blacksquare AEC-Q100 Qualified $(Note 1)$
 \blacksquare 16-bit ASADC
- **■** 16-bit ΔΣADC
■ Flexible Noise
- Flexible Noise Filter (4 settings)
- Automatic Calibration via SPI
- High-accuracy Op-amp with 3 Gain Settings (5 V/V, 25 V/V, 51 V/V)
- Supports Current Sensing Using Shunt Resistors
- Supports Current Sensing Using Current Output Type Current Sensors
- SPI I/F (Optional CRC)
- Coulomb Counter Function with SPI External Communication
- Accumulation Current Counter which Counts Charge and Discharge Independently
- Adjustable Current Detection Interruption (3 settings)
- 4 Operation Modes
- (NORMAL, SLEEP, SSHDN, OFF)
- Wake Up Current Detection Function
- UVLO *(Note 1)* Grade 1

Typical Application Circuit

Key Specifications

- **Input Voltage Range**
	- VCC Input Voltage Range 4.5 V to 5.5 V
		- VDD Input Voltage Range 2.5 V to 5.5 V
- Operating Temperature

-40 °C to $+125$ °C

Applications

- Battery Current Sense for EV
- Electricity Storage Systems
E. Automated Guided Vehicle
- Automated Guided Vehicle (AGV)
- Robot

Package

W (Typ) $x D$ (Typ) $x H$ (Max) SSOP-B20 6.5 mm x 6.4 mm x 1.45 mm

SSOP-B20

〇Product structure : Silicon integrated circuit 〇This product has no designed protection against radioactive rays.

Pin Configuration

Pin Description

Application Example

Block Diagram

Absolute Maximum Ratings (Ta = 25 °C)

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit *between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.*

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the *properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.*

Thermal Resistance *(Note 2)*

(Note 2) Based on JESD51-2A (Still-Air)

(Note 3) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 4) Using a PCB board based on JESD51-3 *(Note 5)* Using a PCB board based on JESD51-7.

Recommended Operating Condition

Electrical Characteristics

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

Electrical Characteristics – continued

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

Electrical Characteristics – continued

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

Electrical Characteristics - continued

(Unless otherwise specified, Ta = -40 °C to +125 °C, VCC = 5.0 V, VDD = 3.3 V)

Figure 1. SPI Timing Chart

Typical Performance Curve (Reference Data)

Figure 2. Output Offset vs Temperature $(VCC = 5 V)$

Description of Blocks

1. Current Accumulator

1.1 Summary

This product performs accumulation current operation (Coulomb count) by monitoring the battery charge/discharge current. The Coulomb count value obtained is used for battery state-of-charge estimation. It can obtain both the current accumulation level and the current value itself.

1.1.1 Features

Reading current converted to voltage by an external resistor as a digital value Accumulation current counters which monitors the charge/discharge current value Independent monitoring of charge and discharge values Current value monitoring via SPI

- Fixed-interval average current read function (interval can be adjusted in 4 stages)
- Overwrite function of accumulated current data via SPI I/F

1.1.2 Composition

The Current Accumulator block is comprised of 3 sub-blocks. (See figure 1-1)

Differential op-amp (AMP)

The AMP sub-block monitors the voltage converted by the external resistor R_{SNS} at the INP and INN pins. The voltage difference between INP and INN is then amplified to a voltage suitable for the ΔΣADC input. Address 00h (AMP_GAIN [1:0]) can be used to adjust voltage amplification gain to 5 V/V, 25 V/V, or 51 V/V. Take note that the input voltage range changes with this gain setting.

ΔΣADC

The 16-bit ΔΣADC has an analog-to-digital conversion rate of 4 kHz using the standard setting.

A digital filter determines the ADC's output rate and frequency response. This filter has 4 settings, accessible through address 00h (MCIC_R [1:0]). Please set an appropriate value considering the influence of the current's frequency response, agitation noise, and the like.

Accumulator

The accumulator operates by using the current value in digital form from the ΔΣADC output. Chapter 1.3 details the calculation function of the Accumulator, while Chapter 3 describes the interrupt function.

Figure 1-1. Accumulation Current Block Diagram

1.2 Register Structure

Regarding resister structure for current measurement, refer to Figure 1-2.

Figure 1-2. Register Structure for Current Measurement

1.3 Function Description

1.3.1 Current Measurement

BD7220FV-C measures current by monitoring the difference in voltage between the ends of the external current sense resistor (R_{SNS}) connected to the differential op-amp inputs INP and INN. The op-amp amplifies the differential input biased on 2.5 V (VREF25) as a reference voltage. The amplified voltage is then used as input to the ΔΣADC. For example, for a difference of 100 mV between the INP and INN pins and a 5 V/V gain setting:

$$
2.5
$$
[V] + 100 [mV] \times 5 = 3.0[V]

In this calculation, 3.0 V is input to the ΔΣADC. (ADINP = 3.0 V, ADINM = 2.5 V, ΔV = 0.5 V)

At shipment, the ΔΣADC input voltage is defined as $\Delta V = 4.5$ V, (ADINP=0.25 V to 4.75 V)

 $A: \Delta \Sigma$ Input LSB Voltage = 4.5 ÷ 2¹⁶ \approx +68.66455 \cdot [µV]

The CURCD register indicates the current value and is defined as [sign bit] + [15 bits] based on the computed LSB voltage.

Table 1-1 shows current unit information for each gain setting.

The LSB voltage input for the differential amplifier (Figure 1-1C) is the ΔΣADC input LSB voltage divided by the amplifier gain setting (Figure 1-1B). The current flowing through the sense resistor R_{SNS} is calculated using the 1LSB voltage and the sense resistor value.

The data in Table 1-1 is calculated with the assumption that R_{SNS} = 0.2 m Ω . If, for example, R_{SNS} = 0.1 m Ω , the current value (and, the measurement current range is same) in the table 1-1 is doubled.

AMP_GAIN [1:0] register	Gain [times]	ΔΣΑDC Input 1LSB Voltage [µV]	OPamp Input 1LSB Voltage $(INP-INN)$ [µV]	1LSB Current $(\textcircled{a}$ R _{SNS} = 0.2 m Ω) [mA]	OPamp Input Voltage Range [mV]	Available Measurement Current Range $(Q\Omega_{\text{SNS}} = 0.2 \text{ m}\Omega)$ ſΑl
2 _{b00}	5	68.66	13.73	68.66	-200 to $+400$	-1000 to $+2000$
2'b01, 2'b10	25	68.66	2.75	13.73	±80	±400
2 _{b11}	51	68.66	l.35	6.73	±40	±200

Table 1-1. Current Monitor Unit

Op-amp input LSB voltage = $ΔΣADC$ input LSB voltage ÷ gain setting value
LSB current = Op-amp input LSB voltage ÷ external current s

LSB current $=$ Op-amp input LSB voltage \div external current sense resistance (R_{SNS})
Current measurement range $=$ Op-amp input voltage range \div external current sense resistance (R_{SNS}) = Op-amp input voltage range ÷ external current sense resistance (R_{SNS})

Figure 1-3 shows the structure of the CURCD register.

The MSB indicates the direction of the current and shows a current value using the remaining 15 bits.

Figure 1-3. CURCD Register

When the current is 100 A, CURCD reads 1C71 [Hex] under the 25 V/V gain setting.

 100 [A] \div 13.7329 [mA] \approx 7281.78 \approx 7281 [DEC] = 1C71 [HEX] $= 15'h1C71$

The lower bits that comprise the fractional value will be truncated.

1.3.2 Unit of Accumulation Current

BD7220FV-C can calculate and output accumulation current value based on the measured current. To enable this function, please set the CCNTEN register (address 00h) = 1. (Refer to 1.3.1 Current Measurement) The accumulation current value can be found in the 32-bit register CC_CCNTD. The LSB and MSB values are computed as below. The accumulation current value is calculated with higher precision than the CC_CCNTD register's LSB value.

LSB for internal accumulation current = current LSB \times (AD conversion term [s] ÷ 3600)

$$
ex. \, 6AIN = 5: 68.66 \cdot \, [mA] \times (250 \times 10^{-6} \div 3600) \approx 4.77 \, [nAh]
$$

LSB for CC_{CCNTD} register = $internal$ accumulation current LSB \times internal adjustment(6bits) $ex.$) $GAIN = 5: 4.77$ [nAh] $\times 2^6 \approx 0.3052$ [uAh]

MSB value for CC_{CCNTD} register = CC_{CCNTD} register LSB × 2³¹ = 655.36 [Ah]

Figure 1-4 shows structure of the CC_CCNTD register and approximate accumulation current.

Figure 1-4. Structure of CC_CCNTD Register (CC_UNDIV=0)

To cancel the variation of current LSB in each amplifier gain setting, the current value can be scaled and accumulated in CC_CCNTD register in the logic. This makes the LSB of accumulation current constant regardless of amplifier gain. For example, when current of 70 mA flows in R_{SNS}, the CURCD register reading is 15'h0001 under a 5 V/V gain setting.

Under a 25 V/V setting, CURCD reading is 15'h0005. At 25 V/V gain, not to accumulate 5 times larger from actual value, the logic accumulates the CURCD value divided by 5 to get the equivalent value at 5 V/V gain. At 51 V/V, the divisor is 10.2. The CC_UNDIV register (address 01h) allows the user to enable or disable CURCD value scaling. Using scaling (CC_UNDIV = "0") introduces a small amount of error but allows the user to change three amplifier gain settings. Disabling scaling (CC_UNDIV = "1") requires that the amplifier setting be fixed, but ensures that errors are not introduced. However, the accumulation current capacity changes depending on the gain setting. Comparing to the value of 5 V/V setting, it is 1/5 when the setting is 25 V/V, and 1/10.2 when the setting is 51 V/V. It is possible to write the value of accumulation current into CC CCNTD resister. Please execute write operation after setting "0" to CCNTEN resister and current accumulating is disabled. When CCNTEN resister is "0", update of accumulation current is discarded.

Unit of Accumulation Current – continued

In addition, BD7220FV-C can accumulate charging accumulation current (via CHG_CCNTD) and discharging accumulation current (via DIS_CCNTD) separately. Please refer to Figure 1-5 and Figure 1-6 about the structure of CHG_CCNTD and DIS_CCNTD resister and their relationship with CC_CCNTD.

CHG_CCNTD is shifted 2 bits to the left from CC_CCNTD. Accumulation scaling in internal logic for CHG_CCNTD and DIS_CCNTD is the same as in CC_CCNTD, so the unit of accumulation current is the same regardless of the amplifier gain setting. Thus, the value of LSB is greater, but CHG_CCNTD and DIS_CCNTD capacities are 4 times that of CC_CCNTD. The maximum battery capacity of CC_CCNTD is around 1310[Ah], so CHG_CCNTD and DIS_CCNTD can accumulate up to 5240[Ah].

Figure 1-6. Relation between CC_CCNTD and DIS_CCNTD

Figure 1-7. Difference between charge accumulation current and charge/discharge accumulation current

The values of CC_CCNTD, CHG_CCNTD and DIS_CCNTD can be cleared by writing "1" to their reset registers. Resetting is valid regardless of the CCNTEN setting. The reset register is automatically cleared to "0" after writing "1".

1.3.3 Fixed-Interval Average Current

BD7220FV-C can output average current at fixed intervals set using registers. Moving average is not used.

The AVE_CURCD_DIR register denotes the current direction and the AVE_CURCD [14:0] register represents the current value. The fixed interval is determined by the ΔΣADC digital filter setting (address 00h: MCIC_R [1:0]), OSR setting (address 01h: OSR [1:0]), and sampling time setting (address 01h: AVE_CURCD_COUNT [1:0]). Table 1-4 contains details regarding the fixed interval setting.

For MCIC_R $[1:0] = 2'b00$, OSR $[1:0] = 2'b00$, and AVE_CURCD_COUNT $[1:0] = 2'b10$, ADC sampling time is 0.25 ms and the fixed interval is 0.25 ms \times 64 = 16 ms.

(Note) "Averaging Time" = "ADC Conversion Time" x "Muasurement Count"

OSR [1:0] = 2'b01(128)

(Note) "Averaging Time" = "ADC Conversion Time" x "Muasurement Count"

OSR [1:0] = 2'b10(512)

(Note) "Averaging Time" = "ADC Conversion Time" x "Muasurement Count"

1.3.4 Bit Mask Function of Accumulation Current

The current measured by BD7220FV-C is 18 bits valid data and it is stored in the 16 bits CURCD register (see 1.3.1. Current Measurement).In the default setting, 16 bits' width of current value same with CURCD register is accumulated to CC_CCNTD resister, CHG_CCNTD resister and DIS_CCNTD resister, and it can select to mask lower bits of current (fixing lower bits to "0" in accumulation) by setting CCNTD_MASK resister. With this bit mask function, it is possible to reduce the affection from noise in measuring minute current and accumulation.

Note that this function fixing lower bits to "0" in accumulation. This means current is rounded down when sign is positive, and current is rounded up when sign is negative since it is expressed by two's complement. And, complement by user's MCU is recommended, because accumulation current has constant error following to mask lower bits of current. (see next page) Note that this function affects only the accumulation from CURCD to CC_CCNTD/CHG_CCNTD/DIS_CCNTD. This does not affect CURCD itself. CURCD does not have bit mask function and so always contains the full 16 bits of data.

 $= 2Rit$ s Mask

15

 -20

1.3.4 Bit Mask Function of Accumulation Current - continued

This is the example of CCNTD error complement with bit mask function.

- (1) Adding manual offset to CURCD
	- In the case that measuring minute current value is less than ±1LSB of bit mask, positive sign current data becomes zero and negative sign current data becomes –LSB with bit mask function. Adding manual offset (OFST10: address0Bh) to shift CURCD only positive sign data, current data becomes zero and it saves unintended current accumulation with measuring minute current. But it needs CCNTD error complement, because this offset is added constantly.

(2) Adding error complement to CCNTD

Below is the formula of CCNTD error complement for (1) CURCD manual offset and for increasing lower bits of bit mask function.

(Note) OFST: Manual Offset Value, TC: CCNTD Read Term, N: Bit Mask Width *(Note)* Condition: N > 2, CC_UNDIV=1, CCNTD Read Term = 1 [s]

1.3.5 Setting of ΔΣADC Digital Filter

The ΔΣADC digital filter can be set to one of four filter characteristics depending on the purpose. Using the wideband filter makes it possible to measure steep current changes. While this is not possible using the narrowband filter, using the narrowband filter helps suppress environmental noise.

The characteristic of the Digital Filter is changed using MCIC_R register (address 00h MCIC_R [1:0]). Because the conversion time depends on the MCIC_R register setting, attention is necessary. (Refer to Table 1-6, Table 1-7)

ADC sampling period (AD_SAMP)

-Time to convert 1 sampling. The average current of this period is output to CURCD register, and accumulated to CC_CCNTD register.

ADC conversion latency (AD_LATE) consists of the following wait times.

-Transaction time from OFF to ON in intermittent action

-Reshuffle time for EXADIN pin input voltage measurement action

-After calibration, time to convert initial data from ΔΣADC startup condition

During this period, it cannot output measurement current.

2. Operation Modes

2.1 Features

Automatic power on by supplying input voltage (VCC)

- Recall of OTP memory automatically in power on sequence
- High accuracy of calculation and accumulation of current in the Normal mode
- \cdot Low current consumption thanks to intermittent operation of AMP and $\Delta \Sigma$ ADC in SLEEP mode
- (The timing of the intermittent operation and ON time duration can be set by register)
- Retention of internal registers in SSHDN mode

SHDNB pin which can turn all blocks off (OFF state, data in internal registers are cleared)

2.2 Structure

BD7220FV-C starts to operate as soon as input power is supplied.

After the reference voltage turns on (WAKE), OTP settings (including calibration settings) are recalled. Then, BD7220FV-C becomes ready for SPI communication (IDLE). With finished recall from OTP, "1" is set to OTP_DL_FIN register. There are three other operating modes from the IDLE state. Using SPI commands, it is possible to freely change between these modes.

(Note) VDD > 2.5V is required to input SPI commands.

Figure 2-1. Operating Modes Transition Diagram

Operating Modes Transition Diagram and Modes Structure - continued

NORMAL mode (MODE_SEL [1:0] = "01")

AMP and ΔΣADC are ON in this mode. The current is measured and the value is accumulated continuously with high accuracy.

SLEEP mode (MODE SEL [1:0] = "10")

AMP, ΔΣADC and VREF25 operate intermittently and the current consumption is reduced. The current cannot be measured during off time but the accumulation error can be reduced by accumulating a certain fixed value during off time. Using the SLEEP CC_SEL register, the fixed accumulation value can be set to:

- Average current measured during ON time
- Last measured current during ON time

This mode is valid for systems when current do not change frequently. Please refer to the Figure 2-3 for the detailed operation timing.

During intermittent operation, ON time to OFF time ratio in an intermittent period can be set through SLEEP_INTERVAL (03h CC_SET3 [3:2]), and the number of measurement times in ON time can be set through SLEEP_SAMPLING_TIME [1:0] (03h CC_SET3 [5:4]). Each register has 4 settings. Note that as the number of measurement times increase by setting SLEEP_SAMPLING_TIME register, ON time is extended proportionally.

SSHDN mode (MODE SEL $[1:0] = "11"$)

Only VREF15, power supply for internal digital circuit, is ON. Internal register settings can be retained by VREF15. Current consumption of BD7220FV-C can be minimized in SSHDN as all blocks other than VREF15 are turned off.

Table 2-1 describes which blocks are turned ON and OFF in each operating mode.

MODE	MODE_SEL[1:0]	SHDNB (Pin)	VREF15	VREF25	AMP	ΔΣΑDC	OSC (8.192MHz)	SPI access
OFF $($ VCC $<$ 2.8V)			OFF	OFF	OFF	OFF	OFF	Invalid
OFF $(SHDNB = L)$		L	OFF	OFF	OFF	OFF	OFF	Invalid
WAKE (Reference Wake-up)		H	ON	OFF	OFF	OFF	ON	Invalid
OTP (OTP Auto Loading)		H	ON	OFF	OFF	OFF	ON	Invalid
IDLE		H	ON	OFF	OFF	OFF	ON	Valid
NORMAL	21 b 01	H	ON	ON	ON	ON	ON	Valid
SLEEP	2 _{b10}	Н	ON	Inter- mittent	Inter- mittent	Inter- mittent	ON	Valid
SSHDN (Soft Shutdown)	2 _{b11}	H	ON	OFF	OFF	OFF	OFF	Valid

Table 2-1. State of Blocks under each Operating Mode

2.3 Function Description

2.3.1 NORMAL Mode

BD7220FV-C enters NORMAL mode when MODE_SEL [1:0] (00h CC_SET1 [1:0]) is set to "01". VREF25, AMP, ΔΣADC and OSC turn on and start current measurement when in Normal mode. The actual time for current measurement from writing to the register depends on INI_WAIT [1:0], MCIC_R [1:0] and OSR [1:0] settings.

The INI_WAIT register configures the time delay for VREF25 and AMP startup. The lead time for initial data conversion after ΔΣADC turns on is set by the MCIC_R and OSR registers. Please refer to Table 1-6.

When INI_WAIT $[1:0] = 2'$ b00 (1.5 ms), MCIC_R $[1:0] = 2'$ b00 (down sampling value = 32), and OSR $[1:0] = 2'$ b00, the actual lead time to measure current is 5.0 ms.

To enable the function for accumulating current, "1" needs to be written to CCNTEN. The current can be measured and CURCD register is updated even when the CCNTEN register value is "0", but CC_CCNTD, CHG_CCNTD and DIS_CCNTD registers are not updated.

2.3.2 SLEEP Mode

The BD7220FV-C enters SLEEP mode when "10" is written to MODE_SEL [1:0] (00h CC_SET1 [1:0]). In SLEEP mode, the current consumption can be reduced since VREF25, AMP, and ΔΣADC operate intermittently. The timing of intermittent operation can be configured using the SLEEP_INTERVAL register. All available ratios of ON time to OFF time in intermittent operation are listed in Table 2-2.

※Ratio when ON time is taken as '1'

The ON time during intermittent operation is calculated by the following formula:

$$
ON time = INI_WAIT + AD_LATE + (ADC_SAMP \times SLEEP_SAMPLING_TIME)
$$

INI_WAIT [1:0] (38h):

This is the wait time for VREF25 and AMP startup. The wait time is configurable from 1.5 ms (default) to 12 ms.

AD_LATE (ADC conversion latency):

This is the wait time before outputting digital conversion value after a signal is input into the ADC. It is configured by the digital filter (MCIC_R) and OSR settings. For details, please refer to Table 1-6.

AD_SAMP (ADC sampling period):

This is the time required for one AD conversion. It is configured by the digital filter (MCIC_R) and OSR settings. For details, please refer to Table 1-5.

SLEEP_SAMPLING_TIME [1:0] (03h):

This register determines how many times current measurement is done during ON time of intermittent operation. The number is configured by the digital filter (MCIC_R) and OSR settings. For details, please refer to Table 2-3.

Figure 2-3. Intermittent Operation in SLEEP Mode

ON time and OFF time in default settings are calculated as following;

ON time = 1.5 [ms] + 3.5 [ms] + $(250 \text{ [µs]} \times 1 \text{ time}) = 5.25 \text{ [ms]}$ $OFF \ time = 5.25 \ [ms] \times 7 \ times = 36.75 \ [ms]$

SLEEP Mode – continued

Table 2-3. Measurement Count during Intermittent Operation (ON Time) in SLEEP Mode

$OSRI1:0] = 2'b01(128)$

OSR[1:0] = 2'b10(512)

In SLEEP mode, current measurement is enabled only during ON time. Current is never measured during OFF time (VREF25, APM, and ΔΣADC are OFF) but a fixed current value configured by the SLEEP_CC_SEL register is accumulated. The values of related registers are updated as below.

CURCD:

The current value measured just before turning off is retained. The register value is not updated.

CC_CCNTD, CHG_CCNTD, DIS_CCNTD:

The current value measured in \overline{ON} time is accumulated during OFF time.

Average value of current measured during ON time or the last value of ON time can be selected as the current value to be accumulated, using the SLEEP_CC_SEL register (03h CC_SET3 [6]).

SLEEP_CC_SEL (03h):

0: The last measured current during the previous ON time is accumulated during OFF time.

1: Average current measured during ON time is accumulated during OFF time.

Please don't change the configuration of the registers related to ON time / OFF time setting (INI_WAIT, MCIC_R, OSR, SLEEP_SAMPLING_TIME, SLEEP_INTERVAL) and SLEEP_CC_SEL in SLEEP mode operating.

Figure 2-4. Accumulation Current during OFF Time

2.3.3 SSHDN Mode

BD7220FV-C enters SSHDN mode when "11" is written to MODE_SEL [1:0] (00h CC_SET1 [1:0]).

In SSHDN mode, the minimum function blocks to retain register settings are turned on. For details, please refer to Table 2-1. The CURCD register which shows current value is reset to "0" but the CCNTD register which shows accumulation current keeps the value measured at the end.

2.3.4 OFF State

BD7220FV-C is turned off when the SHDNB pin is in "L" state.

In OFF state, all blocks are turned off and the current consumption is at minimum. Note that register settings are cleared and OTP settings are recalled at next power on. The register value of calibration needs to be written again. (Refer to section 4.2.1.)

Finished to recall from OTP at restart from OFF state, "1" is set to OTP_DL_FIN register. The data set to OTP_DL_FIN register is latched and cleared by writing "1" to it. So, to clear OTP_DL_FIN register after startup and monitoring the register value regularly enables to detect unexpected reset of BD7220FV-C.

3. Interrupts

3.1 Summary

6 types of interrupt can be generated through the open-drain INTB pin. All interrupt settings can be masked or unmasked through the register settings.

3.1.1 Features

- 4 types of threshold can be configured for interrupt by the accumulation current [CC_CCNTD]
- 3 types of threshold can be configured for interrupt by the measured current [CURCD]
- Interrupt by the current the configured threshold or more
- \cdot Interrupt by detecting battery relaxation
- Interrupt by SPI CRC error detection
- Interrupt by completing the calibration

3.1.2 Structure

BD7220FV-C can generate interrupt signals from multiple sources by asserting the INTB pin low. Each interrupt source has associated status register and enable register. The status register indicates the status of each interrupt source and the enable register allows to output the interruption to the external open drain pin "INTB".

Regardless of the setting of its enable register, status register corresponding to the source of interrupt is set "1" when detecting each interrupt source event. The status register is latched and is not cleared automatically even if released from the interrupt source. To clear the enable register, write "1" to the register. Only the enabled interrupt event can assert the INTB pin low and announcing the interrupt occurred.

The INTB pin is kept asserted low until all enabled status registers are cleared when multiple interrupt sources occur. The INTB pin goes into Hi-z state when all enabled status registers are cleared. As "0" written in status registers is ignored, write "0" in other bits to clear only one interrupt source.

After power on or restart from OFF state, all status registers are "0" (non-detected) and all enable registers are "0" (interrupt assertion to the INTB pin is disabled). To enable interrupt assertion, configure the interrupt function by SPI.

Please refer to the Table 3-1 for more details about interrupt registers.

3.2 Register Descriptions

The list of interrupt registers are as follows.

(Note) Inside () indicate configurable parameters

3.3 Function Description

3.3.1 Interrupt by Accumulation Current

Interrupt can be generated by detecting the configured threshold crossing to the accumulation current measurement (CC_CCNTD). 4 thresholds can be configured through CC_BATCAP#_TH (# = 1 to 4). CC_BATCAP#_TH are 24-bit registers those are compared to the upper 24 bits (out of 32) of CC_CCNTD.

(When CC_UNDIV = 0: scaling in every gain setting is enabled) LSB of CC_BATCAP1_TH = 78.125 μAh MSB of CC_BATCAP1_TH = 655.36 Ah

When CC_UNDIV=1: scaling in every gain setting is disabled and in that case LSB / MSB varies. For example, the threshold of the accumulation current is configured to 1Ah, register value is as below.

 1 [Ah] / 78.125[µAh] = 12800 => $CC_BATCAP1_TH[23: 0]$ = 24'h003200(24'd12800)

Please refer to section 1.3.2 for more details about CC_CCNTD.

Table 3-2. The List of Accumulation Current and Threshold Registers

3.3.2 Interrupt for Current Measurement

Interrupt can be generated by detecting the configured threshold crossing for current measurement (CURCD). 3 thresholds can be configured through OCURTHR#_DIR (# = 1 to 3) and OCURTHR# (# = 1 to 3). OCURTHR# is a 15-bit register that is compared to the 15 bits of CURCD. OCURDUR# (# = 1 to 3) configures the number of consecutive detections required to generate the interrupt. For example, if set to 4 times, an interrupt is generated only after 4 consecutive detections. The counter starts over from 0 if enough time passes without reaching the set number of consecutive detections.

Only specific to OCURTHR1, interrupts can also be notified through the dedicated ALARMB pin. Unlike interrupt notifications through INTB, the ALARMB interrupt source can be easily identified even without checking the status registers.

Table 3-3. List of Current Detection Interrupt Setting Registers

3.3.3 Interrupt by Battery Relaxation and Wakeup Current Detection

Relaxation state Interrupt can be generated when a relaxation state of the battery is detected. The detection threshold can be configured through REX_CURCD_TH. REX_CURCD_TH is an 8-bit register and set to the lower 8 bits (out of 15) of CURCD. REX_CURCD_TH cannot be set the CURCD_DIR register indicate the sign of the current value. A Relax Timer starts counting up when REX CURCD TH is set to 100 mA and the value of CURCD is within -100 mA to +100 mA. The counter resets once the current increases higher than the threshold. REX_EN should be set to "1" to enable the Relax Timer. Writing "0" to the REX EN stops the timer and resets the timer counter to "0". Once the Relax Timer is expired and the counter needs to be reset, writing REX_EN = $1\rightarrow 0\rightarrow 1$ is required. Relax timer detect time can be configured in 4 steps from 30 min to 120 min through the REX_DUR register. Relaxation state interrupt is generated when relax timer is over the detect time.

Wakeup current interrupt is generated when an occurrence of charge or discharge current toward the battery is detected. The detection threshold can be configured through WAKE_CURCD_TH an 8-bit register which is set to the lower 8 bits (out of 15) of CURCD. WAKE_CURCD_TH cannot be set the CURCD_DIR register indicate the sign of the current value. An interrupt is generated when WAKE_CURCD_TH is set to 100 mA and the value of CURCD is less than -100 mA or greater than +100 mA. The WAKE_COUNT register configures the number of consecutive detections required to generate the interrupt. For example, if set to 4 times, an interrupt is generated only after 4 consecutive detections are detected. The counter starts over from 0 if enough time passes without reaching the set number of consecutive detections.

Figure 3-3. Relaxation State and Wake Up Current Detection Interrupt Timing Chart

3.3.4 Interrupt for Detection of CRC Error

The BD7220FV-C incorporates SPI interface.

It is possible to add CRC code to the transmission and reception of SPI commands. Having CRC code or not is selectable by the leading EC bit of the data. For details, please refer to the section of 5. CRC error can trigger interrupt.

In case of Data write:

Please add a CRC bit to the command when it is transmitted from the MCU. When CRC error is detected at the time of the command reception, a CRC error triggers interrupt. Please write "1" to CRCERR_DET_EN register to produce an interrupt signal through INTB.

In case of Data read:

CRC bits cannot be added to a read command from the MCU.

Please judge the CRC error on the MCU side as CRC bit is added to all transmitted and received data as a result of BD7220FV-C sending "read data" and "read command".

3.3.5 Interrupt for Completion of Calibration

The BD7220FV-C has two calibration modes. (For details, please refer to section 4.1.2.) When calibration is completed with mode 2, interrupt is triggered. Please write "1" to CALIB_FIN_EN register to produce an interrupt signal through INTB.

Customer's product shipment:

It is assumed that the calibration is executed with the condition where the BD7220FV-C and external components are mounted in the process. Dispersion of external components can be considered when the calibration is executed with a mounted external current detection device such as a shunt resistor or current sensor.

4. Calibration

4.1 Summary

By communicating with SPI, BD7220FV-C can calibrate the variation of gain and offset. There are an auto calibration by SPI communication and a manual calibration by setting the calibration value into the registers. Because BD7220FV-C has a sequence circuit and a calculation circuit for calibration, it can output a calibration value automatically only by setting the input information and inputting a trigger signal. However, non-volatile memory is not built-in for this product. To be able to store values generated from automatic and manual calibration, it is necessary to use and maintain external memory. Figure 4-1 shows the flow chart of calibration.

4.1.1 Features

Calibration in BD7220FV-C shipment process:

The calibration values are kept in the built-in OTP and are downloaded automatically

Calibration in customer's product shipment:

The calibration (gain and offset calibration) including the external current detection element in customer's process Manual calibration enabled to set the calibration value externally

4.1.2 Structure

BD7220FV-C can calibrate gain and offset error. The three available calibration modes are explained below.

4.1.2.1 Calibration Mode 1 (in BD7220FV-C shipment process)

This calibration is carried out at the shipment of BD7220FV-C. Calibration is done with the internal regulator VREFCAL for calibration as a reference. An external capacitor at VREFCAL pin is not needed on customer's product, so please make the pin open. The external current detection element (shunt resistor or current sensor) is not calibrated. Only the gain and offset error of the built in AMP and ΔΣADC are calibrated. The calibration values are kept in the built in OTP in BD7220FV-C, and are read back automatically at startup. Offset calibration is tuned to the 25 V/V AMP gain setting by default, so it is necessary to use Mode 2 and Mode 3 for 5 V/V and 51 V/V settings.

4.1.2.2 Calibration Mode 2 (in customer's product process)

Calibration mode 2 is the calibration used in the customer's product shipment. This calibration includes the external current detection element.

It is possible to measure a highly precise current by carrying out the calibration when the external current detection element (shunt resistor or current sensor) is connected. To carry out this calibration, it is necessary to force as much current as will be used in the actual application. Mode 2 or Mode 3 offset calibration is necessary when using an AMP gain of 5 V/V or 51 V/V. If measurement will be performed using multiple AMP gain settings, Mode 2 calibration needs to be performed on each setting to be used.

BD7220FV-C outputs the calibration value after automatic operation. However, as BD7220FV-C does not have non-volatile memory, external memory is required to store the calibration values used. These values should be rewritten each time BD7220FV-C is reset.

4.1.2.3 Calibration Mode 3 (manual calibration)

This calibration is carried out manually by calculating the calibration value using MCUs or other methods.

Mode 3 can be used to compensate gain or offset variations caused by the measurement environment, such as the temperature. The value to be set for gain calibration is calculated by following the equation written later. The value to set for offset calibration is calculated referring to Table 1-1. Mode 2 or Mode 3 offset calibration is needed when using the 5 V/V and 51 V/V AMP gain settings, or for each gain setting used when measuring using multiple gain settings. However, as BD7220FV-C does not have non-volatile memory, external memory is required to store the calibration values used. These values should be rewritten each time BD7220FV-C is reset.

Calibration Mode 3 (manual calibration) – continued

Figure 4-1. Flow Chart of Calibration

Figure 4-2. Calibration (Mode 1, Mode 2 and Mode 3)

4.2 Function Description

4.2.1 Calibration Mode 2

At customer's shipment, gain and offset error can be calibrated using Calibration Mode 2.

The calibration is carried out while forcing a certain differential voltage across the INP and INN pins. Calibrating with an external current detection element (such as a shunt resistor) enables higher accuracy current measurement. Note that in Mode 2, Gain Calibration must be performed before Offset Calibration. The calibration values in the register are discarded when BD7220FV-C is reset, so please write these to external memory and rewrite when BD7220FV-C starts up.

4.2.1.1 Calibration Mode2: Gain Calibration

Gain calibration is carried out by forcing voltage that correspond to 2 points of current value, one of charging current, PFS (current direction of INP voltage is positive); the other of discharging current, MFS (current direction of INP voltage is negative). Please set the data of differential voltage between PFS and MFS into the CALVIN_DIFF register. Please refer to Figure 4-3 for the relationship between PFS, MFS and CALVIN DIFF registers. The current values in the figure are a 25 V/V AMP gain setting and R_{SNS} of 0.2 mΩ.

Figure 4-3. Force Setting for Gain Calibration

The flow of calibration is as follows.

- 1. Setting CALVIN_DIFF register (Data of differential voltage between PFS and MFS)
- 2. Forcing charging current PFS and executing calibration (writing "1" to CALIB_TRG register)
- 3. Forcing discharging current MFS and executing calibration (writing "1" to CALIB_TRG register)

Notice 1

Please carry out the calibration for each gain if you will measure with changing amp gain settings. The value set to GAIN10 register is needed with each amp gain setting.

Notice 2

Calibrating discharge current before charge current results in a wrong calibration value, so the order of calibrating charge current before discharge current must be strictly followed. If the calibration order was not followed, please reset BD7220FV-C.

The data of differential input voltage is set in CALVIN_DIFF [11:0] register.

The value to set is determined by the value of the external shunt resistor R_{SNS} and the amp gain setting as in the following equation. The differential current between PFS and MFS is over the possible setting range when calculated result is a negative value.

$$
CALVIN_DIFF \ value = \left\{ 2^{13} \times \frac{(\Delta I \times R_{SNS} \times AMP_GAIN)}{4.5} \right\} - 2^{12}
$$

R_{SNS}: resistance of shunt [Ω]

Please refer to Table 4-1 for the possible setting range of CALVIN DIFF for each amp gain setting. For an AMP gain of 25 V/V and R_{SNS} of 0.2 m Ω , the range of CALVIN DIFF is from 450 A to 800 A and the step is 109.86 mA. Please force 225 A for PFS and -225 A for MFS when CALVIN_DIFF is 450 A.

Calibration Mode2: Gain Calibration - continued

The minimum setting of differential current ΔI_{MIN} between PFS and MFS is changed by the value of R_{SNS} and gain setting. It is calculated with the following equation.

$$
\Delta I_{MIN} = 2.25 / (AMP_GAIN \times R_{SNS})
$$

R_{SNS}: resistance of shunt [Ω]

For example, considering an amp gain setting is 25 V/V, PFS = +300 A and MFS = -300 A, the differential current between PFS and MFS is 600 A. The differential current is within the possible setting range from 450 A to 800 A in Table 4-1, so it is possible to carry out calibration. If the differential current is outside the range, adjustment of input current is needed. The value to set to CALVIN DIFF register is calculated as following.

$$
CALVIN_DIFF \ value = \left\{ 2^{13} \times \frac{(\Delta I \times R_{SNS} \times AMP_GAIN)}{4.5} \right\} - 2^{12}
$$

 R_{SNS} : resistance of shunt[Ω]

 $CALVIN_DIFF = \{2^{13} \times (600[A] \times 0.2 \times 10^{-3} \times 25) / 4.5\} - 2^{12} = 1365[DEC]$ $= 555$ [HEX]

Table 4-2 shows the flow of SPI communication in carrying out Gain Calibration. After setting the register configurations and input voltage between INP and INN, you can carry out the calibration by writing "1" to CALIB_TRG register. After writing "1" to CALIB_TRG, the value will automatically clear to "0". To complete gain calibration, 2 times trigger input for charge and discharge is needed.

Table 4-2. Calibration Mode 2: Flow of SPI Communication in Carrying Out Gain Calibration

REG ADDR: Addresses in register map of BD7220FV-C CONT ADDR: The first 1 byte data in SPI communication

Ex.1) Write REG ADDR = 0Fh \rightarrow 8'b0000 1111 \rightarrow 0(EC) + 6b'001111 + 0(Write) = 1Eh (EC Bit = 0, CRC is invalid) Ex.2) Read REG ADDR = 02h \rightarrow 8'b0000 0010 \rightarrow 0(EC) + 6'b000010 + 1(Read) = 05h (EC Bit = 0, CRC is invalid)

*Calibration finishes (Detection of CALIB_FIN interrupt)

You will know when calibration is finished by using the CALIB_FIN register for interrupt. CALIB_FIN turns to "1" when Mode 2 Calibration is completed, so please clear the CALIB_FIN register before carrying out calibration. To validate the interrupt of INTB pin, please write CALIB FIN EN register " $1^{\overline{n}}$.

If you need to perform Mode 2 Gain Calibration again, please do so after resetting GAIN10, OFST10 and GAIN30 registers to "0".

4.2.1.2 Calibration Mode2: Offset Calibration

Offset Calibration is carried out by input differential voltage without drawing current between the INP and INN pins. Write "1" to CALIB_TRG under forcing differential voltage and Offset Calibration is automatically carried out. The flow of calibration is only one step:

1. After input differential voltage without drawing current between the INP and INN pins, and carry out calibration (Write "1" to CALIB_TRG)

Notice 1

Please carry out the calibration for each gain if you will measure with multiple amp gain settings.

Table 4-3 shows the flow of SPI communication in carrying out Offset Calibration.

Table 4-3. Calibration Mode 2: Flow of SPI Communication in Carrying Out Offset Calibration

* The way of to check if calibration is finished is the same as in Gain Calibration.

If you need to perform Mode 2 Offset Calibration again, please do so after resetting OFST10 to "0".

4.2.2 Calibration Mode 3: Manual Calibration

Under typical usage conditions, gain and offset error can be calibrated using Calibration Mode 3.

4.2.2.1 Calibration Mode 3: Manual Calibration

Manual gain calibration uses the GAIN30 and GAIN31 registers. GAIN30 register is for configuration of the calibration value. Writing in the value calculated from an equation written later, gain is calibrated. GAIN31 register is a read-only register for reading the gain calibration configuration contained in the IC. When in Calibration Mode 2, the IC automatically calculates the needed gain adjustment ratio and sets the calibration value, but in Mode 3, you can calibrate by setting the configuration of gain adjustment ratio from 0.8x to 1.2x by 0.006% step. Gain adjustment ratio is calculated with the forced current value of 2 points, IP and IM, the corresponds output value of CURCD, PD and MD, the value of the external shunt resistor R_{SNS} and the amp gain setting in the following equation. Any combinations of current polarity are possible to be used, and not restricted to the combination of charge and discharge.

Gain adjustment ratio =
$$
\frac{(IP - IM) \times R_{SNS} \times AMP_GAIN \times (2^{15} - 1)}{(PD - MD) \times 2.25}
$$

 R_{SNS} : resistance of shunt[Ω]

For example, considering an amp gain setting is x25 V/V, external shut resister value is 0.2 mΩ, forced current IP=+100 A and IM=-250 A, values of CURCD PD=7645 and MD=-19113, gain adjustment ratio is calculated as following.

Gain adjustment ratio
$$
= \frac{\{100 - (-250)\} \times 0.2 \times 10^{-3} \times 25 \times (2^{15} - 1)}{\{7654 - (-19113)\} \times 2.25} = 0.95244
$$

The value to set in GAIN30 register is calculated with the value of GAIN31 and the ratio of gain adjustment in the following equation. If the adjustment ratio is less than 1x, set the negative value as a 2's complement representation.

GAIN30 value =
$$
\{GAIN31[DEC] \times (Gain adjustment ratio)\} - \{GAIN31[DEC]
$$

For example, when GAIN31 register is 0xBD2C (48428[DEC]) and Gain Adjustment Ratio is 1.05x,

GAIN30 value =
$$
\{48428[DEC] \times 1.05\}
$$
 – 48428 = $2421[DEC] = 975[HER]$

And in case of the adjustment ratio is less than 1x as above example, calculation is as following.

$$
GAN30 = \{48428 \times 0.95244\} - 48428 = -2303[DEC] = 3F701[HEX]
$$

Notice 1

Please write registers for manual gain calibration in IDLE state or SSHDN mode, and do not write when measuring current.

Notice 2

If you operate Mode 3 Gain Calibration again, please re-calculate the value to set after resetting GAIN30 register to "0" and reading the value of GAIN31 register.

Notice 3

The value of GAIN31 register changes depending on the configuration of amp gain. So, if you will measure with multiple AMP gain configurations, the value of GAIN30 register must be calculated for each gain configuration. Please read GAIN31 register again and re-calculate the value after resetting GAIN30 register when gain configuration is changed. Notice 4

The value of GAIN31 register changes depending on the calibration value obtained from Mode 2 Calibration (and stored in GAIN10 register.) If Mode 2 Calibration is to be performed again, please read GAIN31 register and re-calculate the value after resetting GAIN30 register.

4.2.2.2 Calibration Mode 3: Manual Offset Calibration

Manual Offset Calibration uses the OFST10 register. Writing OFST10 with the value added or subtracted corresponding to the amount of current you want to adjust, will calibrate the offset. To convert from current to adjust to register value, please refer to LSB current in Table 1-1. The value to set to OFST10 register is calculated with the original value of OFST10 register and adjustment current as in the following equation.

0FST10 value

 $= (original$ OFST10 register value[DEC]) + (adjustment current[DEC])

In the case that the original value of OFST10 register is 16'h012C (=16'd300), the external current sense resistance is 0.2 mΩ, configuration of amp gain is 25 V/V, and adjust current is +5 A, LSB current is 13.73 mA. And the converted register value corresponding to the adjust current and setting value of OFST10 register is calculated as following.

adjust current[DEC] = 5[A] \div 13.73[mA] \approx 364.17 \approx 364[DEC]

 0 PST10 value [DEC] = 300 [DEC] + 364 [DEC] = 664 [DEC] = 298 [HEX]

Notice 1

Please write registers for manual offset calibration in IDLE state or SSHDN mode, and do not write when measuring current.

Notice 2

If you operate Mode 3 Offset Calibration again, please overwrite OFST10 register with added/subtracted value corresponding to the additional adjust current.

Notice 3

When the configuration of amp gain is changed, please re-calculate OFST10 register value because of changing LSB current.

5. SPI Interface

5.1 Summary

BD7220FV-C is equipped with 500 kHz (Max) SPI interface. And also, it has the selectable (with/without) CRC code to improve the reliability of the communication (Mode 0 correspondence).

5.1.1 Features

- SPI Interface
- "Data write" carried out for every 1byte unit
- "Data read" carried out for every consecutive byte unit (setting number of bytes).
- Selectable with/without CRC cord (by the EC bit MSB of the control address)
- CRC polynomial: X^8+X^2+X+1

5.1.2 Constitution

BD7220FV-C has SPI interface.

Power supply of the SPI interface is the VDD pin.

SPI interface is enabled by turning the CSB pin to "L" level. The IC takes in the MSB-first input data on the SDI pin synchronous to the rising edges of SCK clock. Output- data is supplied on the SDO pin in the MSB-first order synchronous to the falling edges of SCK clock. SPI interface is disabled with "H" level input on the CSB pin and returns to the initial state. The CSB pin should be fixed to "H" level every time after one data write/read operation is completed. (Regarding the data reading, consecutive read in byte is available.)

Figure 5-1. SPI Timing Chart

Configurations and controls can be done by reading/writing corresponding addresses in the control register. Write data is one-byte length, while read data length is specified in read commands. Set the RW bit to "0" for data write and "1" for data read. Also, set the EC bit to "1" if the CRC code for detecting a communication error is required or to "0" otherwise.

	"ח"	411
ЕC	without CRC	with CRC
RW	write	read

Figure 5-2. Control Address Constitution

5.2 Function Description

The below figures show the communication format of the data read/write with/without CRC

5.2.1 Data Write Communication Format without CRC

5.2.3 Data Write Communication Format with CRC

Figure 5-5. Data Write Communication Format with CRC

If a communication with CRC is selected (EC = "1"), 1-byte CRC (Cyclic Redundancy Code) is generated according to an X^8+X^2+X+1 equation, and added at the end of each communication data. Set the CSB pin to "H" level to initialize CRC computation to the default FFh.

Data write is performed on the specified control register only if the result from CRC computation matches the received CRC. Otherwise, data write is not performed. CRC error flag is set when CRC error is detected, and an interrupt signal is output to MCU from the INTB pin. Refer to the chapter 3 about detail interrupt explanation.

Figure 5-6. Data Read Communication Format with CRC

The CRC computation is also performed for each transmitted/received data during data read operation and the result is appended at the end of the read data. The external MCU can detect any communication errors by comparing the CRC computation result and the received CRC. The CRC code is not included in the data byte length. The above figure is the example that the number of the read byte data is 2 bytes (data of read byte's number : 02h).

5.3 Multi Bytes Data Reading

The values of CURCD, AVE_CURCD, CC_CCNTD, CHG_CCNTD, DIS_CCNTD and EXADIN_VALUE registers are updated on current measurement and current accumulation and when EXADIN_TRG is triggered.

Please start reading from MSB address regarding these registers. By reading MSB address of multiple bytes' data, the value is retained in the internal buffer. This avoids updating the read data while reading over multiple address. Reading from LSB address may cause updating the data before finish reading all bytes.

If an access to another address is performed before reach to LSB address, read start from MSB address again. In this case, the read data is the value at the time of starting to read MSB again.

6. EXADIN

6.1 Summary

ΔΣADC in BD7220FV-C has an input channel selectable function. A current value is monitored through AMP in normal operation. It can also monitor the voltage of the outside EXADIN pin by a setting signal from SPI. It is possible to measure a value such as voltage of a battery or a thermistor by time sharing by this EXADIN function. (During the EXADIN pin measurement, it cannot measure a current value)

6.1.1 Features

The EXADIN pin which can A-D convert the analog data besides current is available (EXADIN Input voltage range: 0.5 V to 4.5 V)

6.1.2 Structure

Figure 6-1 indicates the connection and structure of the EXADIN pin.

Figure 6-1. EXADIN Block Diagram

6.2 Function Description

To monitor of the EXADIN pin voltage is carried out by writing in "1" to EXADIN_TRG register (address 02h CC_TRG_RST_CMD [3]). After "1" was written in, EXADIN_TRG becomes "0" automatically.

7. Register Map

Address 00h: CC_SET1 Register (R/W)

Address 01h: CC_SET2 Register (R/W)

Address 02h: CC_TRG_RST_CMD Register (R/W)

Address 03h: CC_SET3 Register (R/W)

Address 04h: ADC_CALIB Register (R/W)

Bit 3 : GAIN_CAL_FS
0: Negative full scale (MFS) direction
1: Positive full scale (PFS) direction

Bit 2-0 : CALIB_MODE[2:0] Calibration mode setting 010: Mode2 (OFFSET) 011: Reserved 100: Reserved 101: Reserved

110: Reserved 111: Reserved

000: Normal operation (default) *Do not use any of the "Reserved" modes. (011, 100, 101, 110, 111)
001: Mode2 (GAIN) Calibration revision value may shift.

Address 05h: GAIN10_2 Register (R/W)

Address 06h: GAIN10_1 Register (R/W)

Address 07h: GAIN10_0_GAIN30_2 Register (R/W)

GAIN10[17:0] Mode 2 gain calibration value Waller Wall and the Waller data is cleared on reset (SHDNB=L or VCC UVLO).
Please keep register data in nonvolatile memory on the system and rewrite
After IC restarts.

Address 08h: GAIN30_1 Register (R/W)

Address 09h: GAIN30_0 Register (R/W)

Address 0Ah: OFST10_H Register (R/W)

Address 0Bh: OFST10_L Register (R/W)

OFST10[15:0] Mode 2 offset calibration value Well Ware the Society Are with the seared on reset (SHDNB=L or VCC UVLO).
Please keep register data in nonvolatile memory on the system and rewrite after IC restarts.

Address 0Ch: GAIN31_2 Register (R)

Address 0Dh: GAIN31_1 Register (R)

Address 0Eh: GAIN31_0 Register (R)

GAIN31[17:0] Register for the GAIN30 operation (GAIN30 is register for the manual setting)

CALVIN_DIFF[11:0] Mode 2 calibration setting register Input differential voltage information between INP and INN for GAIN calibration

Address 11h: EXADIN_VALUE_H Register (R)

EXADIN_VALUE[15:0] Measurement value of EXADIN input

Address 13h: CURCD_H Register (R)

Bit 7: CURCD_DIR Current direction bit
0: Charge Current direction bit
(INP pin voltage > INN pin voltage)

1: Discharge (INP pin voltage < INN pin voltage)

Address 14h: CURCD_L Register (R)

CURCD[14:0] Current value LSB unit of CURCD depending on the gain setting is described in Chapter 1.3.1. The reference level when attaching an external 0.2 mΩ resistance is as follows. (see Table 1-1)

5 V/V gain: LSB current ≈ 68.66 mA

25 V/V gain: LSB current ≈13.73 mA 51 V/V gain: LSB current ≈ 6.73 mA

ex.) When a 1,000 mA current flows, the register level is as follows.
5 V/V gain: 1000/LSB current = 1000/68.66=14 => CURCD=15'h000E
25 V/V gain: 1000/LSB current = 1000/13.73=72 => CURCD=15'h004E
51 V/V gain: 1000/LSB cur

Address 15h: AVE_CURCD_H Register (R)

Bit 7: AVE_CURCD_DIR Average current direction bit

0: Charge (INP pin voltage > INN pin voltage)

1: Discharge (INP pin voltage <INN pin voltage)

Address 16h: AVE_CURCD_L Register (R)

AVE_CURCD[14:0] Average Current value Number of averaging is set in AVE_CURCD_COUNT(01h)

LSB unit of CURCD depending on the gain setting is described in Chapter 1.3.1. The reference level when attaching an external 0.2 mΩ resistance is as follows.

(see Table 1-1) 5 V/V gain: LSB current ≈ 68.66 mA

25 V/V gain: LSB current ≈13.73 mA 51 V/V gain: LSB current ≈ 6.73 mA

ex.) When a 1,000 mA current flows, the register level is as follows.
5 V/V gain: 1000/LSB current = 1000/68.66=14 => CURCD=15'h000E
25 V/V gain: 1000/LSB current = 1000/13.73=72 => CURCD=15'h004E
51 V/V gain: 1000/LSB cur

Address 17h: CC_CCNTD_3 Register (R/W)

Address 18h: CC_CCNTD_2 Register (R/W)

Address 19h: CC_CCNTD_1 Register (R/W)

Address 1Ah: CC_CCNTD_0 Register (R/W)

CC_CCNTD[31:0] CUrrent Accumulation register LSB unit of CC_CCNTD depending on the gain setting is described in Chapter 1.3.2. The reference level when attaching an external 0.2 mΩ resistance and CC_UNDIV=0 is as follows. LSB level ≈ 0.3052 μAh

MSB level = 655.36 Ah
When CC_UNDIV=1, the current accumulation unit varies depending on setting
of AMP_GAIN. (see table 1-2)

Address 1Bh: CHG_CCNTD_3 Register (R/W)

Address 1Ch: CHG_CCNTD_2 Register (R/W)

Address 1Dh: CHG_CCNTD_1 Register (R/W)

Address 1Eh: CHG_CCNTD_0 Register (R/W)

CHG_CCNTD[31:0] Charge Current Accumulation register ※see Chapter 1.3.2

LSB of CHG_CCNTD is equivalent to bit[2] of CC_CCNTD.

Address 1Fh: DIS_CCNTD_3 Register (R/W)

Address 20h: DIS_CCNTD_2 Register (R/W)

Address 21h: DIS_CCNTD_1 Register (R/W)

Address 22h: DIS_CCNTD_0 Register (R/W)

LSB of DIS_CCNTD is equivalent to bit[2] of CC_CCNTD.

Address 23h: CC_BATCAP1_TH_2 Register (R/W)

Address 24h: CC_BATCAP1_TH_1 Register (R/W)

Address 25h: CC_BATCAP1_TH_0 Register (R/W)

For higher 24bit of CC_CCNTD, set the detection of current accumulation threshold. (The setting method is the same for CC_BATCAP1 to 4_TH)

LSB level of CC_BATCAP1_TH and the MSB levels are as follows (when CC_UNDIV=0)

 LSB level =78.125 μAh MSB level =655.36 Ah

The LSB value and MSB value of CC_CCNTD are as follows. (Refer to section 1.3.2)

 LSB level ≈0.3052 μAh MSB level =655.36 Ah

ex.) To set the detection threshold of current accumulation to 1Ah,

the register values are as follows.

1[Ah]/78.125[μAh]=12800 => CC_BATCAP1_TH[23:0]=24'h003200(24'd12800)

The threshold range is as follows.

Thresholding range =78.125 μAh to 1310.72 Ah

When CC_UNDIV=1, unit of current accumulation varies depending on setting of AMP_GAIN. (see Table 1-2)

Address 26h: CC_BATCAP2_TH_2 Register (R/W)

Address 27h: CC_BATCAP2_TH_1 Register (R/W)

Address 28h: CC_BATCAP2_TH_0 Register (R/W)

CC_BATCAP2_TH[23:0]: Threshold of current accumulation detection2 ※Refer to CC_BATCAP1_TH for the setting

Address 29h: CC_BATCAP3_TH_2 Register (R/W)

Address 2Ah: CC_BATCAP3_TH_1 Register (R/W)

Address 2Bh: CC_BATCAP3_TH_0 Register (R/W)

CC_BATCAP3_TH[23:0] Threshold of current accumulation detection3 ※Refer to CC_BATCAP1_TH for the setting

Address 2Ch: CC_BATCAP4_TH_2 Register (R/W)

Address 2Dh: CC_BATCAP4_TH_1 Register (R/W)

Address 2Eh: CC_BATCAP4_TH_0 Register (R/W)

CC_BATCAP4_TH[23:0] Threshold of current accumulation detection4 ※Refer to CC_BATCAP1_TH for the setting

Address 2Fh: OCURTHR1_H Register (R/W)

Bit 7: OCURTHR1_DIR: Current direction setting of OCURTHR1

0: Charge (INP pin voltage > INN pin voltage)

1: Discharge (INP pin voltage <INN pin voltage)

Address 30h: OCURTHR1_L Register (R/W)

OCURTHR1[14:0]: Threshold of measurement current detection1 LSB unit of CURCD depending on the gain setting is described in Chapter 1.3.1. The reference level when attaching an external 0.2mΩ resistance is as follows. (Refer to table 1-1) 5 V/V gain: LSB electric current level ≈ 68.66 mA 25 V/V gain: LSB electric current level ≈ 13.73 mA 51 V/V gain: LSB electric current level ≈ 6.73 mA

ex.) When a current value of 1,000mA flows, the register level is as follows. OCCURTHR1_DIR = 0 and

5 V/V gain: 1000/LSB current ≈ 1000/68.66≈14 => OCURTHR1=15'h000E 25 V/V gain: 1000/LSB current ≈ 1000/13.73≈72 => OCURTHR1=15'h0048 51 V/V gain: 1000/LSB current ≈ 1000/6.73≈148 => OCURTHR1=15'h0094

The thresholding ranges are as follows.
5 V/V gain: Thresholding range = -1000 A to +2000 A
25 V/V gain: Thresholding range = -400A to +400 A
51 V/V gain: Thresholding range = -200 A to +200 A
Threshold range is different

When OCURTHR1_DIR = 0, detection of charging direction of measurement current interrupt be set. An interrupt occurs when: OCUR1_DET_EN (3Ah) = 1 and CURCD (13h + 14h) > OCURTHR1 (2Fh + 30h) and over the consecutive detection setting by OCURDUR1[1:0](35h) OCUR1_RES_EN (3Ah) = 1 and CURCD (13h + 14h) ≤ OCURTHR1 (2Fh + 30h) and over the consecutive detection setting by OCURDUR1[1:0](35h) When OCURTHR1_DIR = 1, detection of discharging direction of measurement

current interrupt be set.An interrupt occurs when: OCUR1_DET_EN (3Ah) = 1 and CURCD (13h + 14h) > OCURTHR1 (2Fh + 30h) and over the consecutive detection setting by OCURDUR1[1:0](35h)
OCUR1_RES_EN (3Ah) = 1 and
CURCD (13h + 14h) ≤ OCURTHR1 (2Fh + 30h) and over the consecutive detection setting by OCURDUR1[1:0](35h)

Address 31h: OCURTHR2_H Register (R/W)

Bit 7: OCURTHR2_DIR Current direction setting of OCURTHR2

0: Charge (INP pin voltage > INN pin voltage) 1: Discharge

(INP pin voltage <INN pin voltage)

Address 32h: OCURTHR2_L Register (R/W)

OCURTHR2[14:0] Threshold of measurement current detection2 Refer to OCURTHR1 for the setting

Address 33h: OCURTHR3_H Register (R/W)

Bit 7: OCURTHR3_DIR Current direction setting of OCURTHR3

0: Charge (INP pin voltage > INN pin voltage) 1: Discharge (INP pin voltage <INN pin voltage)

Address 34h: OCURTHR3_L Register (R/W)

OCURTHR3[14:0] Threshold of measurement current detection3 Refer to OCURTHR1 for the setting

Address 35h: CC_SET4 Register (R/W)

Address 36h: REX_CURCD_TH Register (R/W)

The WAKE_DET interrupt occurs when:
WAKE_DET_EN(3Bh) = 1 and
CURCD[14:0] (13h + 14h) > { 7'd0, WAKE_CURCD_TH[7:0] (37h) } and
Wake up current detection over the setting by WAKE_COUNT[1:0](38h)

Address 38h: CC_SET5 Register (R/W)

 $\overline{}$

T

٦

BD7220FV-C

Address 39h: INT_EN1 Register (R/W)

Address 3Ah: INT_EN2 Register (R/W)

Address 3Bh: INT_EN3 Register (R/W)

Address 3Ch: INT_REQ1 Register (R/W)

Address 3Dh: INT_REQ2 Register (R/W)

Address 3Eh: INT_REQ3 Register (R/W)

Address 3Fh: PAGE_SEL Register (R/W)

Bit 1-0: Reserved[1:0] When writing this register, always write "00" to these bits.

I/O Equivalence Circuit

Figure 7. I/O Equivalence Circuit

Layout

Optimum performance of this product cannot be achieved without taking the circuit board layout into consideration. The following points are important.

- (1) Place CREF15 as close as possible to the VREF15 pin and GND.
- (2) Place CVDD as close as possible to the VDD pin and GND.
- (3) Place COUT as close as possible to the AMPOUT pin and GND.
- (4) Place CINP as close as possible to the INP pin and GND.
- (5) Place CINN as close as possible to the INN pin and GND.
- (6) Place CREF25 as close as possible to the VREF25 pin and GND.
- (7) Place CVCC as close as possible to the VCC pin and GND.
- (8) Place CREFC as close as possible to the VREFCAL pin and GND.
- (9) Connect the ADINP pin and the AMPOUT pin as close as possible. (10) Connect the ADINM pin and the VREF25 pin as close as possible.
- (11) Draw a line the INP pin and the INN pin as equal as possible.
- (12) Draw a ground line as thick as possible for the low impedance.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Except for pins the output and the input of which were designed to go below ground, ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes -continued

10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.

Figure 8. Example of Monolithic IC Structure

11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

Ordering Information

Product rank C: for Automotive applications Packaging and forming specification E2: Embossed tape and reel

Marking Diagram

Physical Dimension and Packing Information

Revision History

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment $(Note 1)$, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
	- [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
	- [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
	- [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
	- [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
	- [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
	- [f] Sealing or coating our Products with resin or other coating materials
	- [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
	- [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
	- [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
	- [b] the temperature or humidity exceeds those recommended by ROHM
	- [c] the Products are exposed to direct sunshine or condensation
	- [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.