

HIGH-SPEED 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM




*SPECIFIED PART IS OBSOLETE NOT RECOMMENDED FOR NEW DESIGNS

Features

earches	
True Dual-Ported memory cells which allow simultaneous	 Counter enable and reset features
access of the same memory location	 Full synchronous operation on both ports
High-speed clock to data access	 4ns setup to clock and 1ns hold on all control, data, and
– Commercial:9/12/15ns (max.)	address inputs
– Industrial: 12ns (max.)	 Data input, address, and control registers
Low-power operation	 Fast 9ns clock to data out in the Pipelined output mode
– IDT709279/69S	 Self-timed write allows fast cycle time
Active:950mW(typ.)	– 15ns cycle time, 67MHz operation in Pipelined output mode
Standby: 5mW (typ.)	 Separate upper-byte and lower-byte controls for
– IDT709279/69L	multiplexed bus and bus matching compatibility
Active:950mW(typ.)	 TTL- compatible, single 5V (±10%) power supply
Standby: 1mW (typ.)	 Industrial temperature range (-40°C to +85°C) is
Flow-Through or Pipelined output mode on either port via	available for selected speeds
the FT /PIPE pin	• Available in a 100-pin Thin Quad Flatpack (TQFP) package
Dual chip enables allow for depth expansion without additional logic	Green parts available. See ordering information

Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.



Functional Block Diagram

NOTE:

FEBRUARY 2018

^{1.} A14x is a NC for IDT709269.


d 32/16K x 16 Synchronous Dual-Port Static RAM

Description

The IDT709279/69 is a high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709279/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 950mW of power.

Pin Configurations^(2,3,4)



3243 drw 02

- 1. A14x is a NC for IDT709269.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names			
CEOL, CEIL	CEOR, CE1R	Chip Enables ⁽³⁾			
R/\overline{W}_L	R/₩R	Read/Write Enable			
ŌĒL	0 Er	Output Enable			
Aol - A14L ⁽¹⁾	A0r - A14r ⁽¹⁾	Address			
I/O0L - I/O15L	I/O0r - I/O15r	Data Input/Output			
CLKL	CLKR	Clock			
ŪB∟	UB r	Upper Byte Select ⁽²⁾			
LBL	<u>LB</u> r	Lower Byte Select ⁽²⁾			
ADS ∟		Address Strobe			
CNTEN L		Counter Enable			
CNTRST ∟		Counter Reset			
FT/PIPEL	FT /PIPER	Flow-Through/Pipeline			
V	SS	Power			
G	ND	Ground			

NOTES:

- 1. A14x is a NC for IDT709269.
- 2. \overline{LB} and \overline{UB} are single buffered regardless of state of \overline{FT} /PIPE.
- 3. $\overline{\text{CE}}$ and CE_1 are single buffered when $\overline{\text{FT}}/\text{PIPE} = \text{VIL}$,
- \overline{CE} o and CE1 are double buffered when \overline{FT} /PIPE = VIH, i.e. the signals take two cycles to deselect.

3243 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	CE 0	CE1	ŪB	ΓB	R∕ ₩	Upper Byte I/O8-15	Lower Byte I/O0-7	Mode
х	Ŷ	Н	х	х	х	х	High-Z	High-Z	Deselected—Power Down
х	Ŷ	х	L	х	х	х	High-Z	High-Z	Deselected—Power Down
х	Ŷ	L	Н	н	н	х	High-Z	High-Z	Both Bytes Deselected
х	\uparrow	L	Н	L	н	L	Din	High-Z	Write to Upper Byte Only
х	\uparrow	L	Н	н	Г	L	High-Z	Din	Write to Lower Byte Only
х	\uparrow	L	Н	Ц	Ц	L	Din	Din	Write to Both Bytes
L	\uparrow	L	Н	Ц	н	Н	Dout	High-Z	Read Upper Byte Only
L	\uparrow	L	Н	н	Г	Н	High-Z	Dout	Read Lower Byte Only
L	Ŷ	L	Н	L	L	Н	Dout	Dout	Read Both Bytes
Н	х	L	Н	L	L	х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. \overline{ADS} , \overline{CNTEN} , \overline{CNTRST} = X.

3. $\overline{\text{OE}}$ is an asynchronous input signal.

3243 tbl 02

chronous Dual-Port Static BAM

Industrial and Commercial Temperature Banges

3243 tbl 03

3243 tbl 05

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN		I/O ⁽³⁾	MODE
An	х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
х	An	An + 1	Ŷ	н	L ⁽⁵⁾	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
х	An + 1	An + 1	\uparrow	н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
х	х	Ao	Ŷ	х	х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_{0} , \overline{LB} , \overline{UB} , and \overline{OE} = VIL; CE1 and R/ \overline{W} = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. \overline{ADS} is independent of all other signals including \overline{CE}_0 , \overline{CE}_1 , \overline{UB} and \overline{LB} .

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

3243 tbl 04

Recommended Operating Recommer Temperature and Supply Voltage⁽¹⁾ Recommer

Grade	Ambient Temperature	GND	Vcc
Commercial	0° C to +70 $^{\circ}$ C	0V	5.0V <u>+</u> 10%
Industrial	-40° C to $+85^{\circ}$ C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	v
GND	Ground	0	0	0	v
Vін	Input High Voltage	2.2		6.0 ⁽¹⁾	v
Vı∟	Input Low Voltage	-0.5 ⁽²⁾		0.8	V

NOTES:

VTERM must not exceed Vcc + 10%.

2. VIL \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾ Symbol Rating Commercial Unit & Industrial VTERM⁽²⁾ v Terminal Voltage -0.5 to +7.0 with Respect to GND TBIAS TemperatureUnder Bias -55 to +125 °C °C Tstg Storage Temperature -65 to +150 °C Tjn Junction Temperature +150 Юлт DC Output Current 50 mΑ 3243 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselect.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
COUT ⁽²⁾	Output Capacitance	Vout = 0V	10	pF
				3243 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. COUT also references CI/O.

DC Electrical Characteristics Over the Operating <u>Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)</u>

			709279/69S/L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	V_{CC} = 5.5V, V_{IN} = 0V to V_{CC}		10	μA
llo	Output Leakage Current	CE_0 = VIH or CE1 = VIL, Vout = 0V to Vcc		10	μA
Vol	Output Low Voltage	lol = +4mA		0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	_	V

NOTE:

1. At Vcc \leq 2.0V input leakages are undefined.

3243 tbl 08

3243 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(6)}$ (Vcc = 5V ± 10%)

						9/69X9 I Only	709279 Coi & I	m'l	709279 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ICC	Dynamic Operating Current	$\label{eq:cell} \overline{CE}_L \text{ and } \overline{CE}_{R=} \text{ V}_{IL} \\ \text{Outputs Disabled } f = fMAX^{(1)} \\$	COM'L	S L	210 210	390 350	200 200	345 305	190 190	325 285	mA
	(Both Ports Active)		IND	S L			200 200	380 340			
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	S L	50 50	135 115	50 50	110 90	50 50	110 90	mA
	Level Inputs)		IND	S L			50 50	125 105			
ISB2	Standby Current (One Port - TTL	$\label{eq:cell} \begin{array}{l} \overline{CE}"{\sf A}" = V{\sf I}\!{\sf L} \mbox{ and } \\ \overline{CE}"{\sf B}" = V{\sf I}\!{\sf H}^{(3)} \end{array}$	COM'L	S L	140 140	270 240	130 130	230 200	120 120	220 190	mA
	Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S L			130 130	245 215			
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CER} and $\overline{CEL} \ge VCC - 0.2V$	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
		$\label{eq:VIN_loss} \begin{array}{l} \text{VIN} \geq \text{VCC} & -0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V}, \ \text{f} = 0^{(2)} \end{array}$	IND	S L			1.0 0.2	15 5			
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\frac{\overline{CE}^{*}A^{*} \leq 0.2V \text{ and}}{\overline{CE}^{*}B^{*} \geq VCC - 0.2V^{(5)}}$	COM'L	S L	130 130	245 225	120 120	205 185	110 110	195 175	mA
	GINGS Level inputs)	$\label{eq:VIN_loss} \begin{array}{l} \text{VIN} \geq \text{VCC} & \text{-} \ 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V}, \ \text{Active Port Outputs} \\ \text{Disabled,} \ f = \text{fMAX}^{(1)} \end{array}$	IND	S L			120 120	220 200			

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. Vcc = 5V, TA = 25° C for Typ, and are not production tested. Icc DC(f=0) = 150mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}_{0X} = VIL$ and $CE_{1X} = VIH$

 $\overline{CE}x = VIH$ means $\overline{CE}0x = VIH$ or CE1x = VIL

 $\overline{CE} x \leq 0.2V$ means $\overline{CE} _{0.2V}$ and $CE_{1X} \geq V_{CC}$ - 0.2V

 $\overline{CE}x \geq Vcc$ - 0.2V means $\overline{CE}_{0}x \geq Vcc$ - 0.2V or CE1x \leq 0.2V

"X" represents "L" for left port or "R" for right port.

^{6. &#}x27;X' in part numbers indicate power rating (S or L).

5У

893Ω

5pF*

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3243 tbl 10







Figure 1. AC Output Test load.



 $347\Omega \leq$

DATAOUT

*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (Vcc = 5V ± 10%, TA = 0°C to +70°C)

			'9/69X9 I Only	Co	9/69X12 m'l Ind		9/69X15 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽²⁾	25		30		35		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	15		20		25		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	12		12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12	_	12		12	_	ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	6		8		10		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	6		8		10	_	ns
tR	Clock Rise Time		3		3	-	3	ns
tF	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	4		4		4	_	ns
tha	Address Hold Time	1	_	1		1	-	ns
tsc	Chip Enable Setup Time	4		4		4	—	ns
tнc	Chip Enable Hold Time	1	-	1		1	-	ns
tsb	Byte Enable Setup Time	4	_	4		4	_	ns
tнв	Byte Enable Hold Time	1	_	1		1	—	ns
tsw	R/W Setup Time	4	-	4	_	4	-	ns
tHW	R/W Hold Time	1	-	1		1	-	ns
tsD	Input Data Setup Time	4		4		4	—	ns
tнD	Input Data Hold Time	1	-	1	_	1	-	ns
tsad	ADS Setup Time	4	_	4		4	-	ns
thad	ADS Hold Time	1		1		1		ns
tscn	CNTEN Setup Time	4		4		4	_	ns
thCN	CNTEN Hold Time	1		1		1		ns
t SRST	CNTRST Setup Time	4		4		4		ns
THRST	CNTRST Hold Time	1		1		1		ns
toe	Output Enable to Data Valid		9		12		15	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		ns
toнz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		20		25		30	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		9		12		15	ns
tDC	Data Output Hold After Clock High	2		2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tCKLZ	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port		1		1	1			1
tCWDD	Write Port Clock High to Read Data Delay		35		40		50	ns
	· ·	+	1			ł	ł	


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when $\overline{FT}/PIPE = VIL$ for that port.


3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).

Timing Waveform of Read Cycle for Flow -Through Output $(FT/PIPE"x" = VIL)^{(3,7)}$




Timing Waveform of Read Cycle for Pipelined Output $(\overline{FT}/PIPE^*x^* = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL$, \overline{CNTEN} and $\overline{CNTRST} = VIH$.
- 4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = VIH$, $CE_1 = VIL$, $\overline{UB} = VIH$, or $\overline{LB} = VIH$ following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 7. "x" denotes Left or Right port. The diagram is with respect to that port.






Timing Waveform of a Bank Select Flow -Through Read⁽⁶⁾




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709279/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.

Timing Waveform with Port-to-Port Flow -Through Read^(1,2,3,5)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). 2. \overline{CE}_{0} , \overline{UB} , \overline{LB} , and \overline{ADS} = V_{IL}; CE1, \overline{CNTEN} , and \overline{CNTRST} = V_{IH}.
- 3. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwDD.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case. 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveforn of Pipelined Read-to-Write-to-Read (OE Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.




Timing Waveform of Flow - Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow - Through Read with Address Counter Advance⁽¹⁾




NOTES:


1. \overline{CE}_0 , \overline{OE} , \overline{UB} , and \overline{LB} = VIL; CE1, R/ \overline{W} , and \overline{CNTRST} = VIH.

2. If there is no address change via $\overline{\text{ADS}}$ = VIL (loading a new address) or $\overline{\text{CNTEN}}$ = VIL (advancing the address), i.e. $\overline{\text{ADS}}$ = VIH and $\overline{\text{CNTEN}}$ = VIH, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow -Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and R/\overline{W} = VIL; CE1 and \overline{CNTRST} = VIH.
- 2. \overline{CE}_0 , \overline{UB} , \overline{LB} = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- CNTEN = VL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

A Functional Description

The IDT709279/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE}_0 or a LOW on CE₁ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709279/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE}_0 LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT709279/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709279/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709279/69

NOTE: 1. A14 is for IDT709269.

Ordering Information



NOTES:

1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.

2. Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part
70927S/L20	709279S/L9
70927S/L25	709279S/L12
70927S/L30	709279S/L15

3243 tbl 12

IDT Clock Solution for IDT709279/69 Dual-Port

IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications				IDT
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	Non-PLL Clock Device
709279/69	5	TTL	9pF	40%	100	150ps	49FCT805T

3243 tbl 13

Datasheet Document History

12/9/98:	Initiated datasheet document history					
	Converted to new format					
	Cosmetic a	Cosmetic and typographical corrections				
	Added addi	Added additional notes to pin configurations				
	Pages 13 & 14 Updated timing waveforms					
	Page 15 Added Depth and Width Expansion section					
06/03/99:	C	Changed drawing format				
	Page 3 Deleted note 6 for Table II					
11/10/99:	Replaced	d IDT logo				
03/31/00:	Combined	ed Pipelined 709279 family and Flow-through 70927 family offerings into one data sheet				
	Changed $\pm 200 \text{mV}$ in waveform notes to 0mV					
	Added corresponding part chart with ordering information					
05/24/00:	Page 1 Inserted diamond in copy					
	Page 4 Changed information in Truth Table II, Increased storage temperature parameter, clarified TA parameter					
	Page 5 Cha	Page 5 Changed DC Electrical parameters-changed wording from "Open" to "Disabled"				
	Page 16 Fiz	Page 16 Fixed typeface in heading				
	Added Industrial Temperature Ranges and removed related notes					
08/24/01:	Pages 1, 16	Pages 1, 16 and Page Header Removed Preliminary status				
	Page 5 & 7 Removed Industrial Temperature Ranges for 15ns speed from DC and AC Electrical Characteristics					
	Page 16 Removed Industrial Temperature from 15ns speed in ordering information					
06/21/04:	Consolidate	Consolidated multiple devices into one datasheet				
	Page 2 A	dded date revision to pin configuration				
	Page 4 A	Added Junction Temperature to Absolute Maximum Ratings Table				
	A	Added Ambient Temperature footnote				
	Page 5 & 6	Added 6ns & 7ns speed DC power numbers to the DC Electrical Characteristics Table				
	Page 8 A	Added 6ns & 7ns speed AC timing numbers to the AC Electrical Characteristics Table				
	Page 17 A	Added 6ns & 7ns speed grades to ordering information				
	A	Added IDT Clock Solution Table				
	Page 1 & 18 Replaced old oxtimes logo with new $^{ oxtimes}$ logo					
01/29/09:	Page 17 R	Removed "IDT" from orderable part number				
06/24/15:	Page 1 A	Added green availability to Features				
	Page 2 F	Removed IDT in reference to fabrication				
	Page 2 F	Removed date from the 100-pin TQFP configuration				
	Page 2 & 17 The package code PN100-1 changed to PN100 to match standard package codes					
	Page 5 F	Removed the X6 & X7 speed grade options and combined the X9, X12 & X15 speed grade				
	C	options into one DC Elec Chars table				
	Page 7 F	Removed the X6 & X7 speed grade options from the AC Elec Chars table				
	Page 16 A	Added Green and Tape & Reel indicators to the Ordering Information				
02/02/18:	F	Product Discontinuation Notice - PDN# SP-17-02				
	L	ast time buy expires June 15, 2018				
04/22/19:	7	709269 is obsolete				
	7	709279 is still active				

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>