






TEXAS INSTRUMENTS

TPS25832-Q1, TPS25833-Q1 SLVSEH7D – JULY 2019 – REVISED MARCH 2022

# TPS2583x-Q1 Automotive USB Type-C<sup>®</sup> and BC1.2 5-V 3.5-A Output, 36-V Input Synchronous DC/DC Regulator with Cable Compensation

# 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T<sub>A</sub>
  - HBM ESD classification level H2
  - CDM ESD classification level C5
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Synchronous buck DC/DC regulator
  - Input voltage range: 4.5 V to 36 V
  - Output current: 3.5 A
  - 5.1-V output voltage with ±1% accuracy
  - Current mode control
  - Adjustable frequency: 300 kHz to 2.2 MHz
  - Frequency synchronization to external clock
  - FPWM with spread-spectrum dithering
  - Internal compensation for ease of use
- Compliant to USB-IF standards
  - USB Type-C<sup>®</sup> Rev 1.3
    - CC logic, V<sub>CONN</sub> source and discharge
    - USB cable polarity detection (POL)
  - CDP/SDP Mode per USB BC1.2
  - Automatic DCP modes (TPS25833-Q1 only)
    - DCP shorted mode and YD/T 1591-2009
    - 2.7-V divider 3 mode
    - 1.2-V mode
- Optimized for USB power and communication
  - User-programmable USB current limit
  - Cable droop compensation up to 1.5 V
  - High bandwidth data switches on DP and DM (TPS25832-Q1 only)
  - NTC input for intelligent thermal management (TPS25833-Q1 only)



- Integrated protection
  - DP\_IN and DM\_IN Short-to-V<sub>BUS</sub> protection
  - DP\_IN, DM\_IN, CCx IEC 61000-4-2 rated
    - ±8-kV contact and ±15-kV air discharge
- Fault flag reports
- 32-pin QFN package with wettable flank

#### 2 Applications

- Automotive infotainment
- USB media hubs
- USB charger ports

# **3 Description**


The TPS2583x-Q1 is a USB Type-C and BC1.2 charging port controller that includes a synchronous DC/DC converter. With cable droop compensation, the  $V_{BUS}$  voltage remains constant regardless of load current, ensuring connected portable devices charge at optimal current and voltage.

The TPS25832-Q1 includes high bandwidth analog switches for DP and DM pass-through, while the TPS25833-Q1 includes a thermistor input pin and thermal warning flag for user programmable thermal overload protection.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS25832-Q1	VQFN (32)	5.00 mm × 5.00 mm
TPS25833-Q1	VQFN (32)	5.00 mm × 5.00 mm

(1) For detail part numbers for all available different options, see the orderable addendum at the end of the data sheet.



Efficiency vs Output Current fsw = 400 kHz



# **Table of Contents**

2 Applications13 Description14 Revision History25 Description (Continued)36 Device Comparison Table37 Pin Configuration and Functions48 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview2210.2 Functional Block Diagram23	1 Features	1
4 Revision History25 Description (Continued)36 Device Comparison Table37 Pin Configuration and Functions48 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22	2 Applications	1
4 Revision History25 Description (Continued)36 Device Comparison Table37 Pin Configuration and Functions48 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22	3 Description	1
5 Description (Continued)36 Device Comparison Table37 Pin Configuration and Functions48 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22	4 Revision History	2
7 Pin Configuration and Functions48 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22	5 Description (Continued)	3
8 Specifications68.1 Absolute Maximum Ratings68.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22	6 Device Comparison Table	3
8.1 Absolute Maximum Ratings.68.2 ESD Ratings.78.3 Recommended Operating Conditions.78.4 Thermal Information.88.5 Electrical Characteristics.88.6 Timing Requirements.138.7 Switching Characteristics.138.8 Typical Characteristics.159 Parameter Measurement Information.2110 Detailed Description.2210.1 Overview.22	7 Pin Configuration and Functions	4
8.1 Absolute Maximum Ratings.68.2 ESD Ratings.78.3 Recommended Operating Conditions.78.4 Thermal Information.88.5 Electrical Characteristics.88.6 Timing Requirements.138.7 Switching Characteristics.138.8 Typical Characteristics.159 Parameter Measurement Information.2110 Detailed Description.2210.1 Overview.22	8 Specifications	6
8.2 ESD Ratings78.3 Recommended Operating Conditions78.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22		
8.4 Thermal Information88.5 Electrical Characteristics88.6 Timing Requirements138.7 Switching Characteristics138.8 Typical Characteristics159 Parameter Measurement Information2110 Detailed Description2210.1 Overview22		
8.5 Electrical Characteristics.88.6 Timing Requirements.138.7 Switching Characteristics.138.8 Typical Characteristics.159 Parameter Measurement Information.2110 Detailed Description.2210.1 Overview.22		
8.6 Timing Requirements.138.7 Switching Characteristics.138.8 Typical Characteristics.159 Parameter Measurement Information.2110 Detailed Description.2210.1 Overview.22	8.4 Thermal Information	<mark>8</mark>
8.7 Switching Characteristics.138.8 Typical Characteristics.159 Parameter Measurement Information.2110 Detailed Description.2210.1 Overview.22	8.5 Electrical Characteristics	<mark>8</mark>
8.8 Typical Characteristics	8.6 Timing Requirements	13
9 Parameter Measurement Information       21         10 Detailed Description       22         10.1 Overview       22	8.7 Switching Characteristics	13
10 Detailed Description         22           10.1 Overview         22	8.8 Typical Characteristics	15
10.1 Overview	9 Parameter Measurement Information	21
	10 Detailed Description	22
10.2 Functional Block Diagram23	10.1 Overview	22
	10.2 Functional Block Diagram	23

10.3 Feature Description	.23
10.4 Device Functional Modes	.47
11 Application and Implementation	
11.1 Application Information	
11.2 Typical Application	
12 Power Supply Recommendations	
13 Layout	
13.1 Layout Guidelines	
13.2 Ground Plane and Thermal Considerations	
13.3 Layout Example	
14 Device and Documentation Support	
14.1 Documentation Support	
14.2 Receiving Notification of Documentation Updates.	
14.3 Support Resources	
14.4 Trademarks	
14.5 Electrostatic Discharge Caution	
14.6 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	. 65

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (August 2020) to Revision D (March 2022)	Page
Added RHB0032AA package to the data sheet	4
Added the thermal information for RHB0032AA package	
Changes from Revision B (May 2020) to Revision C (August 2020)	Page

С	hanges from Revision B (May 2020) to Revision C (August 2020)	Page
	Updated the numbering format for tables, figures and cross-references throughout the document Added functional safety link to the <i>Features</i> section	
С	hanges from Revision A (September 2019) to Revision B (May 2020)	Page

Changed Layout descriptio	n for clarity				. 62
	Changed Layout description	Changed Layout description for clarity			

# Changes from Revision \* (July 2019) to Revision A (September 2019)

•	Changed TPS25832-Q1 to Production Data	1

Page



# **5** Description (Continued)

The synchronous buck regulator operates with current mode control and is internally compensated to simplify the design. A resistor on the RT pin sets the switching frequency between 300 kHz and 2.2 MHz. Operating below 400 kHz results in better system efficiency. Operation above 2.1 MHz avoids the AM radio bands and allows for use of a smaller inductor.

The TPS2583x-Q1 integrates standard USB Type-C port controller functionality including Configuration Channel (CC) logic for 3-A and 1.5-A current advertisement. Battery Charging (Rev. 1.2) integration provides the required electrical signatures necessary for non-Type-C, legacy USB devices that use USB data line signaling to determine USB port current sourcing capabilities.

A precision current sense amplifier is included for user programmable cable droop compensation and current limit tuning. Cable compensation aids portable devices in charging at optimum current and voltage under heavy loads by changing the buck regulator output voltage linearly with load current to counteract the voltage drop due to wire resistance in automotive cabling. The  $V_{BUS}$  voltage measured at a connected portable device remains approximately constant, regardless of load current, allowing the portable device's battery charger to work optimally.

The USB specifications require current limiting of USB charging ports, but give system designers reasonable flexibility to choose overcurrent protection levels based on system requirements. The TPS2583x-Q1 uses a novel two-threshold current limit circuit allowing system designers to either program average current limit protection of the buck regulator, or optionally, current limit using an external NMOS between the CSN/OUT and BUS pins. The NFET implementation enables the TPS2583x-Q1 buck regulator to supply a 5-V output for other loads during an overcurrent fault condition on the USB port.

The TPS25832-Q1 includes high bandwidth analog switches for DP and DM pass-through. The TPS25833-Q1 includes a thermistor input pin and thermal warning flag for user programmable thermal overload protection.


Integrated protection features include cycle-by-cycle current limit, hiccup short-circuit protection, undervoltage lockout,  $V_{BUS}$  overvoltage and overcurrent, CC overvoltage and overcurrent, data line (D<sub>x</sub>) short-to-V<sub>BUS</sub> and die overtemperature protection.

PART NUMBER	PACKAGE	DCP AUTO	DP AND DM SWITCHES	NTC INPUT	THERMAL WARNING FLAG	DP/DM/CC SHORT TO VBAT
TPS25832-Q1	VQFN (32)	No	Yes	No	No	No
TPS25833-Q1	VQFN (32)	Yes	No	Yes	Yes	No

# 6 Device Comparison Table




# 7 Pin Configuration and Functions





1) A1, A2, A3, and A4 are corner anchors for enhanced package stress performance.

2) A1, A2, A3, and A4 are electrically connected to the thermal pad. 3) A1, A2, A3, and A4 PCB lands should be electrically isolated or electrically connected to thermal pad and PGND.









1) A1, A2, A3, and A4 are corner anchors for enhanced package stress performance.

2) A1, A2, A3, and A4 are electrically connected to the thermal pad. 3) A1, A2, A3, and A4 PCB lands should be electrically isolated or electrically connected to thermal pad and PGND.

#### Figure 7-2. TPS25833QWRHBRQ1 Package 32-Pin (VQFN) Top View <sup>(1)</sup>




Figure 7-4. TPS25833QCWRHBRQ1 Package 32-Pin (VQFN) Top View (2)

	Table	7-1. P	in Func	tions
--	-------	--------	---------	-------

NAME	832-Q1 NO.	833-Q1 NO.	<b>TYPE</b> (3)	I/O	DESCRIPTION	
AGND	16	16	G	_	Analog ground terminal. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.	
BOOT	32	32	Р		Boot-strap capacitor connection for HS FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.	
BUS	15	15	А	I	VBUS discharge input. Connect to VBUS on USB Connector.	
CC1	20	20	А	I/O	Analog input/output. Connect to Type-C CC1 pin.	



#### Table 7-1. Pin Functions (continued)

NAME	832-Q1 NO.	833-Q1 NO.	TYPE (3)	I/O	DESCRIPTION	
CC2	19	19	А	I/O	Analog input/output. Connect to Type-C CC2 pin.	
CSN/OU T	13	13	А	I	Negative input of current sense amplifier, also buck output for internal voltage regulation.	
CSP	14	14	А	I	Positive input of current sense amplifier.	
CTRL1	5	5	А	Ι	Logic-level control inputs for device/system configuration (see Table 10-10).	
CTRL2	6	6	А	I	Logic-level control inputs for device/system configuration (see Table 10-10).	
DM_IN	17	17	А		DM data line. Connect to USB connector.	
DM_OU T	8	-	А		DM data line. Connect to USB host controller.	
DP_IN	18	18	А		DP data line. Connect to USB connector.	
DP_OU T	7	-	А		DP data line. Connect to USB host controller.	
EN/ UVLO	4	4	А		Enable pin. Do not float. High = on, Low = off. Can be tied to VIN. Precision enable input allows adjustable UVLO by external resistor divider.	
FAULT	24	24	А	0	Active LOW open-drain output. Asserted during fault conditions (see Table 10-4).	
ILIMIT	12	12	А		External resistor used to set the current-limit threshold (see Table 10-2).	
IMON	11	11	А		External resistor used to set the max cable comp voltage at full load current.	
IN	1, 2, 3	1, 2, 3	Ρ	I	Input Supply to regulator. Connect a high-quality bypass capacitor(s) directly to this pin and PGND.	
LD_DET	23	23	А	0	Active LOW open-drain output. Asserted when a Type-C UFP is identified on the CC lines.	
LS_GD	10	10	А		External NMOS gate driver. For TPS25832-Q1, LS_GD pin must be pulled up through a 2.2-k $\Omega$ resistor under average current limit mode.(see <i>Current Limit Setting using R<sub>ILIMIT</sub></i> ).	
NTC	-	8		I	Input for negative temperature coefficient resistor divider. Use to monitor external PCB temperature (see <i>Thermal Sensing with NTC (TPS25833-Q1)</i> ).	
PGND	25, 26, 27	25, 26, 27	G	_	Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces.	
POL	22	22	А	0	Active LOW open-drain output. Signals which Type-C CC pin is connected to the CC line. This gives cable orientation information needed to mux the super speed lines. Asserted when the CC2 pin is connected to the CC line in the cable.	
RT/ SYNC	9	9	A		Resistor Timing or External Clock input. An internal amplifier holds this terminal at a fixed voltage when using an external resistor to ground to set the switching frequency. If the terminal is pulled above the PLL upper threshold, a mode change occurs and the terminal becomes a synchronization input. The internal amplifier is disabled and the terminal is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.	
sw	28, 29, 30, 31	28, 29, 30, 31	Р		Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to power inductor.	
THERM _WARN	-	7	А	0	Active LOW open-drain output. Asserted when voltage at the NTC pin increases above the thermal warning threshold.	
VCC	21	21	Р		Output of internal bias supply. Used as supply to internal control circuits. Connect a high quality $2.2$ - $\mu$ F capacitor from this pin to GND.	

For the package drawing, please refer to RHB0032R at the end of the data sheet. (1)

(2) For the package drawing, please refer to RHB0032AA at the end of the data sheet.
 (3) A = Analog, P = Power, G = Ground.



# 8 Specifications

# 8.1 Absolute Maximum Ratings

Voltages are with respect to GND (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
	IN to PGND	-0.3	40	
	OUT to PGND	-0.3	20	
	EN to AGND	-0.3	VIN + 0.3	
	CSP to AGND	-0.3	20	
Input voltage	CSN to AGND	-0.3	20	V
	BUS to AGND	-0.3	18	
	RT/SYNC to AGND	-0.3	6	
	CTRL1 or CTRL2 to AGND	-0.3	6	
	AGND to PGND	-0.3	0.3	
	SW to PGND	-0.3	VIN + 0.3	
	SW to PGND (less than 10 ns transients)	-3.5	40	
Output voltage	BOOT to SW	-0.3	6	V
	VCC to AGND	-0.3	6	
	LS_GD	-0.3	18	
	CC1 or CC2 to AGND	-0.3	7	
	DP_IN, DM_IN to AGND	-0.3	7	V
Voltago rango	DP_OUT, DM_OUT to AGND (TPS25832-Q1 only)	-0.3	6	
Voltage range	FAULT, POL, LD_DET to AGND	-0.3	6	
	THERM_WARN, NTC to AGND (TPS25833-Q1 only)	-0.3	6	
	ILIMIT or IMON to AGND	-0.3	6	
Pin positive source current, I <sub>VCC</sub>	VCC Source Current		5	mA
Pin positive source current, I <sub>SRC</sub>	CC1, CC2		Internally Limited	А
Pin positive sink current, I <sub>SNK</sub>	CC1, CC2 (while applying VCONN)		1	А
Pin positive sink current, I <sub>SNK</sub>	FAULT, POL, LD_DET		Internally Limited	•
	THERM_WARN (TPS25833-Q1 only)		Internally Limited	A
I/O current	DP_IN to DP_OUT, or DM_IN to DM_OUT in SDP, CDP (TPS25832-Q1 only)	-100	100	mA
	DP_IN to DM_IN in DCP Auto Mode (TPS25833-Q1 only)	-35	35	
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# 8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	CQ100-002 <sup>(1)</sup>	±2000 <sup>(2)</sup>	
	Charged device model (CDM), per	Corner pins (1, 8, 9, 17, 25 and 32)	±750 <sup>(3)</sup>		
V <sub>(ESD)</sub>	Electrostatic discharge	AEC Q100-011	Other pins	±750 <sup>(3)</sup>	V
		IEC 61000-4-2 contact discharge	DP_IN, DM_IN, CC1 and CC2 pins	±8000 <sup>(4)</sup>	
		IEC 61000-4-2 air-gap discharge	DP_IN, DM_IN, CC1 and CC2 pins	±15000 <sup>(4)</sup>	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) The passing level per AEC-Q100 Classification H2.

(3) The passing level per AEC-Q100 Classification C5.

 Surges per IEC61000-4-2, 1999 applied between DP\_IN, DM\_IN, CC1, CC2 and output ground of the TPS2583x-Q1 evaluation module. Addition 0.22u cap is needed on CCx pins.

#### 8.3 Recommended Operating Conditions

Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM MAX	UNIT
		IN to PGND	4.5	36	
		EN	0	VIN	
		VCC when driven from external regulator	0	5.5	
VI	Input voltage	DP_IN, DM_IN	0	3.6	
٧I		DP_OUT, DM_OUT (TPS25832-Q1 only)	0	3.6	
		NTC (TPS25833-Q1 only)	0	VCC	V
		CTRL1, CTRL2	0	VCC	
		RT/SYNC when driven by external clock	0	VCC	
V <sub>PU</sub> Pull up voltage	Dull un velte re	FAULT, LD_DET, POL	0	VCC	
	THERM_WARN (TPS25833-Q1 only)	0	VCC		
Vo	Output voltage	CSN/OUT	0	6.5	
		Buck regulator output current	0	3.5	А
I <sub>O</sub>	Output current	DP_IN to DP_OUT or DM_IN to DM_OUT Continuous current in SDP, CDP (TPS25832-Q1 only)	-30	30	
		DP_IN to DM_IN Continuous current in BC1.2 DCP Mode (TPS25833-Q1 only)	-15	15	mA
I <sub>SRC</sub>	Source current	CC1 or CC2 source current when supplying VCONN		250	
	Sink current	FAULT, LD_DET, POL		10	
I <sub>SNK</sub>	Sink current	THERM_WARN (TPS25833-Q1 only)		10	
I <sub>I</sub>	Input current	Continuous current into the CSP pin		200	μA
R <sub>EXT</sub>	External resistnace	R <sub>IMON</sub> , R <sub>ILIMIT</sub>	0	100	kΩ
TJ		Operating junction temperature	-40	125 <sup>(1)</sup>	°C

(1) Operating at junction temperatures greater than 125°C is possible, however lifetime will be degraded.



#### 8.4 Thermal Information

		TPS25	TPS2583x-Q1			
THERMAL METRIC <sup>(1)</sup>		RHB0032R (VQFN)	RHB0032AA (VQFN)	UNIT		
		32 PINS	32 PINS			
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	28.7	29.4	°C/W		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.6	18.6	°C/W		
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.2	9.7	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	0.2	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	7.2	9.7	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1	2.3	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **8.5 Electrical Characteristics**

Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTATE	(IN PIN)					
V <sub>IN</sub>	Operating input voltage range		4.5		36	V
I <sub>Q</sub>	Operating quiescent current (non switching)	$V_{EN/UVLO} = V_{IN}$ , CTRL1 = CTRL2 = $V_{CC}$ , $V_{CSN} = 8V$ , CC1 or CC2 = R <sub>D</sub> , CC2 or CC1 = open		700	990	μA
I <sub>Q-SB</sub>	Standby quiescent current	V <sub>EN/UVLO</sub> = V <sub>IN</sub> , CTRL1 = CTRL2 = V <sub>CC</sub> , CC1 and CC2 = open			290	μA
I <sub>SD</sub>	Shutdown quiescent current; measured at IN pin.	EN= 0		10	16	μA
ENABLE and UVL	O (EN/UVLO PIN)	1	1		I	
V <sub>EN/UVLO_VCC_H</sub>	EN/UVLO input level required to turn on internal LDO	V <sub>EN/UVLO</sub> rising threshold			1.14	V
V <sub>EN/UVLO_VCC_L</sub>	EN/UVLO input level required to turn off internal LDO	V <sub>EN/UVLO</sub> falling threshold	0.3			V
V <sub>EN/UVLO_H</sub>	EN/UVLO input level required to turn on state machine	V <sub>EN/UVLO</sub> rising threshold	1.140	1.200	1.260	V
V <sub>EN/UVLO_HYS</sub>	Hysteresis	V <sub>EN/UVLO</sub> falling threshold		90		mV
ILKG_EN/UVLO	Enable input leakage current	V <sub>EN/UVLO</sub> = 3.3 V		0.5		uA
INTERNAL LDO						
V <sub>BOOT_UVLO</sub>	Bootstrap voltage UVLO threshold			2.2		V
V <sub>CC</sub>	Internal LDO output voltage appearing on VCC pin	$6 \text{ V} \le \text{V}_{\text{IN}} \le 36 \text{ V}$	4.75	5	5.25	V
V <sub>CC_UVLO_R</sub>	Rising UVLO threshold		3.4	3.6	3.8	V
V <sub>CC_UVLO_HYS</sub>	Hysteresis			600		mV
CURRENT LIMIT	OLTAGE (CSP - CSN/OUT PINS) TO A	CTIVATE BUCK AVG CURRENT LIMIT	ING			
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage buck regulator control loop	$ \begin{array}{c} V_{CSN} = 5 \ V, \ R_{SET} = 300 \ \Omega, \ R_{ILIMIT} = \\ 13 \ k\Omega, \ R_{IMON} = 13 \ k\Omega, \ -40^{\circ}C \leq T_{J} \leq \\ 125^{\circ}C \end{array} \qquad $		46	48.5	mV
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage buck regulator control loop	$V_{CSN} = 5 V, R_{SET} = 300 \Omega, R_{ILIMIT} = 13 k\Omega, R_{IMON} = 13 k\Omega, -40^{\circ}C \le T_{J} \le 150^{\circ}C$	42.5	46	49.5	mV



Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage buck regulator control loop	$ \begin{array}{l} V_{CSN} = 5 \; V, \; R_{SET} = 300 \; \Omega, \; R_{ILIMIT} = \\ 26.1 \; k\Omega, \; R_{IMON} = 13 \; k\Omega, \; \text{-}40^\circ C \leq T_J \leq \\ 125^\circ C \end{array} $	20	22.5	25	mV
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage buck regulator control loop	V <sub>CSN</sub> = 5 V, R <sub>SET</sub> = 300 Ω, R <sub>ILIMIT</sub> = 26.1 kΩ, R <sub>IMON</sub> = 13 kΩ, -40°C ≤ T <sub>J</sub> ≤ 150°C	19	22.5	26	mV
CURRENT LIMIT	OLTAGE (CSP - CSN/OUT PINS) TO A	CTIVATE EXTERNAL NFET CURRENT	LIMITING			
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage NFET control loop	$ \begin{array}{l} V_{CSN} = 5 \; V, \; R_{SET} = 300 \; \Omega, \; R_{ILIMIT} = \\ 6.8 \; k\Omega, \; R_{IMON} = 13 \; k\Omega, \; \text{-}40^\circ C \leq T_J \leq \\ 125^\circ C \end{array} $	40	43	46	mV
$(V_{CSP} - V_{CSN/OUT})$	Current limit voltage NFET control loop		38.5	43	47.5	mV
(V <sub>CSP</sub> – V <sub>CSN/OUT</sub> )	Current limit voltage NFET control loop	t limit voltage NFET control loop $V_{CSN} = 5 \text{ V}, \text{ R}_{SET} = 300 \Omega, \text{ R}_{ILIMIT} = 13.7 \text{ k}\Omega, \text{ R}_{IMON} = 13 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{J} \leq 125^{\circ}\text{C}$				mV
$(V_{CSP} - V_{CSN/OUT})$	Current limit voltage NFET control loop	$ \begin{array}{l} V_{CSN} = 5 \; V, \; R_{SET} = 300 \; \Omega, \; R_{ILIMIT} = \\ 13.7 \; k\Omega, \; R_{IMON} = 13 \; k\Omega, \; \text{-}40^\circ C \leq T_J \leq \\ 150^\circ C \end{array} $	17	21	25	mV
CURRENT LIMIT -	BUCK REGULATOR PEAK CURRENT	LIMIT			•	
I <sub>L-SC-HS</sub>	High-side current limit		4.6	5.4	6.2	А
I <sub>L-SC-LS</sub>	Low-side current limit		3.5	4	4.5	А
I <sub>L-NEG-LS</sub>	Low-side negative current limit		-3.1	-2.1	-1.3	А
CABLE COMPENS	SATION VOLTAGE	· · · ·				
V <sub>IMON</sub>	Cable compensation voltage	$      (V_{CSP} - V_{CSN}) = 46 \text{ mV},  \text{R}_{\text{SET}} = 300  \Omega, \\ \text{R}_{\text{ILIMIT}} = 13  \text{k} \Omega,  \text{R}_{\text{IMON}} = 13  \text{k} \Omega $	0.935	1	1.065	V
V <sub>IMON</sub>	Cable compensation voltage	$      (V_{CSP} - V_{CSN}) = 23 \text{ mV},  \text{R}_{SET} = 300  \Omega, \\ \text{R}_{\text{ILIMIT}} = 13  \text{k}\Omega,  \text{R}_{\text{IMON}} = 13  \text{k}\Omega $	0.435	0.5	0.565	V
V <sub>IMON</sub>	Cable compensation voltage (internal clamp)	$      (V_{CSP} - V_{CSN}) = 46 \text{ mV},  \text{R}_{\text{SET}} = 300  \Omega, \\ \text{R}_{\text{ILIMIT}} = 13  \text{k} \Omega,  \text{R}_{\text{IMON}} = \text{open} $		1.8		V
BUCK OUTPUT V	OLTAGE (CSN/OUT PIN)	· · · · · ·				
V <sub>CSN/OUT</sub>	Output voltage	CC1 or CC2 pulldown resistance = $R_d$ , $R_{IMON} = 0 \Omega$ , $R_{ILIMIT} = 0 \Omega$	5.05	5.10	5.15	V
V <sub>CSN/OUT</sub>	Output voltage accuracy	CC1 or CC2 pulldown resistance = $R_d$ , $R_{IMON} = 0 \Omega$ , $R_{ILIMIT} = 0 \Omega$	-1		1	%
V <sub>CSN/OUT_OV</sub>	Overvoltage level on CSN/OUT pin which buck regulator stops switching	V <sub>CSN/OUT</sub> rising	7.1	7.5	7.9	V
V <sub>CSN/OUT_OV_HYS</sub>	Hysteresis			500		mV
V <sub>HC</sub>	CSN / OUT pin voltage required to trigger short circuit hiccup mode			2		V
V <sub>DROP</sub>	Dropout voltage(V <sub>IN</sub> -V <sub>OUT</sub> )	$V_{IN} = V_{OUT} + V_{DROP}, V_{OUT} = 5.1V,$ $I_{OUT} = 3A$		150		mV
BUCK REGULATO	R INTERNAL RESISTANCE	· · · · ·			I	
R <sub>DS-ON-HS</sub>	High-side MOSFET ON-resistance	Load = 3 A, T <sub>J</sub> = 25°C		40	45	mΩ
R <sub>DS-ON-HS</sub>	High-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T <sub>J</sub> ≤ 125°C		40	68	mΩ
R <sub>DS-ON-HS</sub>	High-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T <sub>J</sub> ≤ 150°C		40	75	mΩ
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON-resistance	Load = 3 A, T <sub>J</sub> = 25C		35	41	mΩ
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T <sub>J</sub> ≤ 125°C		35	60	mΩ

Copyright © 2022 Texas Instruments Incorporated

Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 m $\Omega$ ,  $R_{IMON}$  = 13 k $\Omega$ ,  $R_{ILIMIT}$ = 13 k $\Omega$ ,  $R_{SET}$ = 300  $\Omega$  unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T <sub>J</sub> ≤ 150°C		35	68	mΩ
NFET GATE DRIV	E (LS_GD PIN)	· · ·				
V <sub>LS_GD</sub>	NFET gate drive output voltage	$V_{CSN/OUT}$ = 5.1 V, $C_G$ = 1000 pF (see Figure 9-4)	9.5	11	12.5	V
I <sub>LS_DR_SRC</sub>	NFET gate drive output source current	V <sub>CSN/OUT</sub> = 5.1 V, C <sub>G</sub> = 1000 pF	2	3	4	μA
ILS_DR_SNK	NFET gate drive output sink current	V <sub>CSN/OUT</sub> = 5.1 V, C <sub>G</sub> = 1000 pF	20	35	50	μA
V <sub>LS_GD_UVLO_R</sub>	V <sub>CSN/OUT</sub> rising threshold for LS_GD operation	V <sub>CSN/OUT</sub> rising	2.85	3	3.15	V
V <sub>LS_GD_UVLO_HYS</sub>	Hysteresis			80		mV
BUS DISCHARGE	(BUS PIN)	· · · · ·			I	
R <sub>BUS_DCHG</sub>	BUS discharge resistance	V <sub>BUS</sub> = 4 V	250	320	550	Ω
V <sub>BUS_NO_DCHG</sub>	Falling threshold for VBUS not discharged				0.8	V
R <sub>BUS_DCHG_BLEED</sub>	BUS bleed resistance	$V_{BUS}$ = 4 V, No sink termination on CC lines, Time > t <sub>W_BUS_DCHG</sub>	100	130	200	kΩ
V <sub>BUS_OV</sub>	Rising threshold for BUS pin overvoltage protection	V <sub>BUS</sub> rising	6.6	7	7.3	V
V <sub>BUS_OV_HYS</sub>	Hysteresis			180		mV
R <sub>BUS_DCHG_18V</sub>	Discharge resistance for BUS	V <sub>BUS</sub> = 18V, measure leakage current		29		kΩ
R <sub>BUS_DCHG_8V</sub>	Discharge resistance for BUS	V <sub>BUS</sub> = 8V, measure leakage current		35		kΩ
R <sub>DS-ON</sub>	On-state resistance	I <sub>CCn</sub> = 250 mA, T <sub>J</sub> = 25°C		500	540	mΩ
R <sub>DS-ON</sub>	On-state resistance	$I_{CCn} = 250 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C},$		500	830	mΩ
R <sub>DS-ON</sub>	On-state resistance	$I_{CCn} = 250 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C},$		500	920	mΩ
I <sub>OS_CCn</sub>	VCONN short circuit current limit	Short circuit current limit	350	430	550	mA
R <sub>VCONN_DCHG</sub>	Discharge resistance	CC pin that was providing $V_{CONN}$ before detach: $V_{CCX}$ = 4V	650	850	1100	Ω
V <sub>TH</sub>	Falling threshold for discharged	CC pin that was providing V <sub>CONN</sub> before detach	570	600	630	mV
V <sub>TH</sub>	Discharged threshold hysteresis			100		mV
V <sub>CCx_OV</sub>	Rising threshold for CCn pin overvoltage protection	CC pin voltage V <sub>CCn</sub> rising	5.8	6.1	6.4	V
V <sub>CCx_OV_HYS</sub>	Hysteresis			150		mV
I <sub>SRC_CCn</sub>	Sourcing current on the passthrough CC line	CC pin voltage 0 V $\leq$ V <sub>CCn</sub> $\leq$ 1.5 V	64	80	96	μA
I <sub>SRC_CCn</sub>	Sourcing current on the Ra CC line	CC pin voltage 0 V $\leq$ V <sub>CCn</sub> $\leq$ 1.5 V	64	80	96	μA
I <sub>SRC_CCn</sub>	Sourcing current	$V_{CTRL1} = V_{CC}$ and $V_{CTRL2} = V_{CC}$ , CC pin voltage: $0 V \le V_{CCn} \le 1.5 V$ (with CDP mode)	308	330	354	μA
I <sub>SRC_CCn</sub>	Sourcing current	$V_{CTRL1} = V_{CC}$ and $V_{CTRL2} = GND$ , CC pin voltage: 0 V $\leq V_{CCn} \leq 1.5$ V (with SDP mode)	168	180	192	μA
I <sub>SRC_CCn</sub>	Sourcing current	$V_{CTRL1} = V_{CC}$ and $V_{CTRL2} = V_{CC}$ , CC pin voltage: $0 V \le V_{CCn} \le 1.5 V$ (with CDP mode)	308	330	354	μA
I <sub>SRC_CCn</sub>	Sourcing current	$V_{CTRL1} = V_{CC}$ and $V_{CTRL2} = GND$ , CC pin voltage: 0 V $\leq V_{CCn} \leq 1.5$ V (with SDP mode)	168	180	192	μA



Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 m $\Omega$ ,  $R_{IMON}$  = 13 k $\Omega$ ,  $R_{ILIMIT}$ = 13 k $\Omega$ ,  $R_{SET}$ = 300  $\Omega$  unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>SRC_CCn</sub>	Sourcing current	$V_{CTRL1}$ = GND and $V_{CTRL2}$ = $V_{CC}$ , CC pin voltage: 0 V ≤ $V_{CCn}$ ≤ 1.5 V (with DCP auto mode)	308	330	354	μA
I <sub>REV</sub>	Reverse leakage current	CCx is the CC pin under test, CCy is the other CC pin. CC pin voltage VCCx = $5.5 \text{ V}$ , CCy = $0 \text{ V}$ or floating, V <sub>EN</sub> = $0 \text{ V}$ , I <sub>REV</sub> is current into CCx pin		0	5	μA
I <sub>REV</sub>	Reverse leakage current	$\begin{array}{c} \text{CCx is the CC pin under test, CCy} \\ \text{is the other CC pin. CC pin voltage} \\ \text{VCCx} = 5.5 \text{ V, CCy} = 0, \text{ V}_{\text{EN}} = \text{V}_{\text{IN}}, \\ \text{I}_{\text{REV}} \text{ is current into CCx pin under test} \end{array}$		6	10	μA
FAULT, LD_D	ET, POL	1			I	
V <sub>OL</sub>	FAULT Output low voltage	I <sub>SNK_PIN</sub> = 0.5 mA			250	mV
I <sub>OFF</sub>	FAULT Off-state leakage	V <sub>PIN</sub> = 5.5 V			1	μA
V <sub>OL</sub>	LD_DET, POL Output low voltage	I <sub>SNK_PIN</sub> = 0.5 mA			250	mV
I <sub>OFF</sub>	LD_DET, POL Off-state leakage	V <sub>PIN</sub> = 5.5 V			1	μA
THERM_WAR	N (TPS25833-Q1)					
V <sub>OL</sub>	THERM_WARN Output low voltage	I <sub>SNK PIN</sub> = 0.5 mA			250	mV
I <sub>OFF</sub>	THERM_WARN Off-state leakage	V <sub>PIN</sub> = 5.5 V			1	μA
CTRL1, CTRL	2 - LOGIC INPUTS				I	
V <sub>IH</sub>	Rising threshold voltage			1.48	2	V
V <sub>IL</sub>	Falling threshold voltage		0.85	1.30		V
V <sub>HYS</sub>	Hysteresis			180		mV
I <sub>IN</sub>	Input current		-1		1	μA
DP_IN AND D	M_IN OVERVOLTAGE PROTECTION	1				
V <sub>Dx_IN_OV</sub>	Rising threshold for Dx_IN overvoltage protection	DP_IN or DM_IN rising	3.7	3.9	4.15	V
	Hysteresis			100		mV
HIGH-BANDW	IDTH ANALOG SWITCH (TPS25832-Q1)					
R <sub>DS_ON</sub>	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 0 V, I_{DP_IN} = I_{DM_IN} = 30 mA$		3.4	6.3	Ω
R <sub>DS_ON</sub>	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$		4.3	7.7	Ω
$ \Delta R_{DS_{ON}} $	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 0 V, I_{DP_IN} = I_{DM_IN} = 30 mA$		0.05	0.15	Ω
$ \Delta R_{DS_{ON}} $	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$		0.05	0.15	Ω
$C_{IO_OFF}$	DP/DM switch off-state capacitance			6.7		pF
C <sub>IO_ON</sub>	DP/DM switch on-state capacitance	$\label{eq:V_DP_N} \begin{split} V_{\text{DP\_IN}} &= V_{\text{DM\_IN}} = 0.3 \text{ V}, \text{ Vac} = 0.03 \\ V_{\text{PP}}, \text{ f} = 1 \text{ MHz} \end{split}$		10		pF
O <sub>IRR</sub>	Off-state isolation	V <sub>EN</sub> = 0 V, f = 250 MHz		9		dB
X <sub>TALK</sub>	On-state cross-channel isolation	f = 250 MHz		29		dB
I <sub>lkg(OFF)</sub>	Off-state leakage current, DP_OUT and DM_OUT	$\label{eq:VEN} \begin{array}{l} V_{EN} = 0 \ V, \ V_{DP\_IN} = V_{DM\_IN} = \\ 3.6 \ V, \ V_{DP\_OUT} = V_{DM\_OUT} = 0 \ V, \\ measure \ I_{DP\_OUT} \ and \ I_{DM\_OUT} \end{array}$		0.1	1.5	μA
BW	Bandwidth (–3 dB)	R <sub>L</sub> = 50 Ω		800		MHz

Copyright © 2022 Texas Instruments Incorporated

Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGING DO	WNSTREAM PORT (CDP) DETECT	· · · · · · · · · · · · · · · · · · ·				
V <sub>DM_SRC</sub>	DM_IN CDP output voltage	$V_{DP_{IN}} = 0.6 V, -250 \mu A < I_{DM_{IN}} < 0$ $\mu A$	0.5	0.6	0.7	V
V <sub>DAT_REF</sub>	$\begin{array}{c} DP\_IN \mbox{ rising lower window threshold} \\ \mbox{for } V_{DM\_SRC} \mbox{ activation} \end{array}$		0.36	0.38	0.4	V
V <sub>DAT_REF</sub>	Hysteresis			50		mV
V <sub>LGC_SRC</sub>	DP_IN rising upper window threshold for VDM_SRC deactivation		0.8	0.84	0.88	V
V <sub>LGC_SRC_HYS</sub>	Hysteresis			100		mV
I <sub>DP_SINK</sub>	DP_IN sink current	V <sub>DP_IN</sub> = 0.6 V	40	70	100	μA
BC 1.2 DOWNS	TREAM CHARGING PORT (TPS25833-Q	1)				
R <sub>DPM_SHORT</sub>	DP_IN and DM_IN shorting resistance			135	200	Ω
DIVIDER3 MODI	E (TPS25833-Q1)					
V <sub>DP_DIV3</sub>	DP_IN output voltage		2.57	2.7	2.84	V
V <sub>DM_DIV3</sub>	DM_IN output voltage		2.57	2.7	2.84	V
R <sub>DP_DIV3</sub>	DP_IN output impedance	I <sub>DP_IN</sub> = -5 μA	24	30	36	kΩ
R <sub>DM_DIV3</sub>	DM_IN output impedance	I <sub>DM_IN</sub> = -5 μA	24	30	36	kΩ
1.2-V MODE (TP	PS25833-Q1)				ľ	
V <sub>DP_1.2V</sub>	DP_IN output voltage		1.12	1.2	1.26	V
V <sub>DM_1.2V</sub>	DM_IN output voltage		1.12	1.2	1.26	V
R <sub>DP_1.2V</sub>	DP_IN output impedance	I <sub>DP_IN</sub> = -5 μA	84	100	126	kΩ
R <sub>DM_1.2V</sub>	DM_IN output impedance	I <sub>DM_IN</sub> = -5 μA	84	100	126	kΩ
<b>RT/SYNC THRE</b>	SHOLD (RT/SYNC PIN)				ľ	
V <sub>IH_RT/SYNC</sub>	RT/SYNC high threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)	3.5			V
V <sub>IL_RT/SYNC</sub>	RT/SYNC low threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)			0.8	V
NTC TEMPERAT	TURE SENSING (TPS25833-Q1)	•				
V <sub>WARN_HIGH</sub>	Temperature warning threshold rising		V <sub>CC</sub> × 0.475	V <sub>CC</sub> × 0.5	V <sub>CC</sub> × 0.525	V
V <sub>WARN_HYS</sub>	Hysteresis			V <sub>CC</sub> x 0.1		V
V <sub>SD_HIGH</sub>	Temperature shutdown threshold rising		V <sub>CC</sub> × 0.618	V <sub>CC</sub> × 0.65	V <sub>CC</sub> × 0.683	V
V <sub>SD_HYS</sub>	Hysteresis			V <sub>CC</sub> x 0.1		V
THERMAL SHU	TDOWN					
T <sub>SD</sub>	Thermal shutdown	Shutdown threshold		160		°C
' SD		Recovery threshold		140		°C



### 8.6 Timing Requirements

Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

			MIN	NOM	MAX	UNIT			
SYNC (RT/SY	SYNC (RT/SYNC PIN) WITH EXTERNAL CLOCK								
f <sub>SYNC</sub>	Switching frequency using external clock on RT/SYNC pin		300		2300	kHz			
T <sub>SYNC_MIN</sub>	Minimum SYNC input pulse width	f <sub>SYNC</sub> = 400 kHz, V <sub>RT/SYNC</sub> > V <sub>IH_RT/SYNC</sub> , V <sub>RT/SYNC</sub> < V <sub>IL_RT/SYNC</sub>		100		ns			
T <sub>LOCK_IN</sub>	PLL lock time			100		μs			

### 8.7 Switching Characteristics

Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START						
T <sub>SS</sub>	Internal soft-start time	The time of internal reference to increase from 0 V to 1.0 V	3	5	7	ms
HICCUP MODE	·					
N <sub>OC</sub>	Number of cycles that LS current limit is tripped to enter Hiccup mode			128		Cycles
T <sub>OC</sub>	Hiccup retry delay time			118		ms
SW (SW PIN)						
T <sub>ON_MIN</sub>	Minimum turnon-time			105		ns
T <sub>ON_MAX</sub>	Maximum turnon-time, HS timeout in dropout			7.5		μs
T <sub>OFF_MIN</sub>	Minimum turnoff time			80		ns
D <sub>max</sub>	Maximum switch duty cycle			98		%
TIMING RESIST	OR AND INTERNAL CLOCK					
f <sub>SW_RANGE</sub>	Switching frequency range using RT mode		300		2300	kHz
£	Switching frequency	R <sub>T</sub> = 49.9 kΩ	360	400	440	kHz
f <sub>SW</sub>	Switching frequency	R <sub>T</sub> = 8.87 kΩ	1953	2100	2247	kHz
FS <sub>SS</sub>	Frequency span of spread spectrum operation			±6		%
BUS DISCHARG	je j					
t <sub>DEGA_OUT_DCHG</sub>	Discharge asserting deglitch		5.0	12.5	23.4	ms
tw_BUS_DCHG	V <sub>BUS</sub> discharge time after sink termination removed from CC lines	V <sub>BUS</sub> = 1 V, time I <sub>SNK_OUT</sub> > 1 mA after sink termination removed from CC lines	150	266	400	ms
CC1/CC2 - VCO	NN POWER SWITCH 5.1 kΩ on one CC	pin and 1 kΩ on the other				
t <sub>r</sub>	Output voltage rise time	$C_L = 1 \ \mu F, R_L = 100 \ \Omega$ (measured from	0.78	1.1	1.95	
t <sub>f</sub>	Output voltage fall time 10% to 90% of final value)		0.18	0.32	0.37	ms
t <sub>on</sub>	Output voltage turnon-time	C = 1 UE R = 100 O	4.1	6.2	8.5	ma
t <sub>off</sub>	Output voltage turnoff time	- C <sub>L</sub> = 1 μF, R <sub>L</sub> = 100 Ω	0.5	1	1.6	ms
CC1/CC2 VCON	N POWER SWITCH: CURRENT LIMIT	· · · · · · · · · · · · · · · · · · ·				
t <sub>IOS</sub>	Short circuit response time			15		μs

Copyright © 2022 Texas Instruments Incorporated




### 8.7 Switching Characteristics (continued)


Limits apply over the junction temperature (T<sub>J</sub>) range of -40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  =400 kHz,  $C_{VCC}$  = 2.2 µF,  $R_{SNS}$  = 15 mΩ,  $R_{IMON}$  = 13 kΩ,  $R_{ILIMIT}$ = 13 kΩ,  $R_{SET}$ = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CC1/CC2 - CONI	NECT MANAGEMENT - ATTACH AND DE	ETACH DEGLITCH				
t <sub>DEGA_CC_ATT</sub>	Attach asserting deglitch		1.1	2.08	3.29	ms
t <sub>DEGD_CC_DET</sub>	Detach asserting deglitch for exiting UFP state		6.98	12.7	19.4	ms
CC1/CC2 - CONI	NECT MANAGEMENT - ATTACHED MOD	DE 5.1-k $\Omega$ or 1-k $\Omega$ termination on at lea	st one CC	oin		
t <sub>DEGA_CC_SHORT</sub>	Detach, Rd and Ra asserting deglitch		78	195	366	μs
t <sub>DEGA_CC_LONG</sub>	Long deglitch		87	150	217	ms
CC1/CC2 - CONI	NECT MANAGEMENT - VCONN DISCHA	RGED MODE				
t <sub>w_cc_dchg</sub>	Discharge wait time		37	66	99	ms
NFET DRIVER	L.	· · · ·			I	
t <sub>r</sub>	V <sub>LS_DR</sub> rise time	VOUT = 5.1 V, NFET = CSD87502Q2, time from LS_GD 10% to 90%		1000		μs
t <sub>f</sub>	V <sub>LS_DR</sub> fall time	VOUT = 5.1 V, NFET = CSD87502Q2, time from LS_GD time 90% to 10%		100		μs
CURRENT LIMIT	- EXTERNAL NFET CONNECTED BETW	WEEN CSN/OUT AND BUS, LS_GD COM		O FET G	ATE	
t <sub>OC_HIC_ON</sub>	ON-time during hiccup mode			2		ms
toc_hic_off	OFF-time during hiccup mode			263		ms
FAULT DUE TO	VBUS OC, VBUS OV, DP OV, DM OV, CC	OV, CC OC				
t <sub>DEGLA</sub>	Asserting deglitch time		5.5	8.2	11.5	ms
t <sub>DEGLD</sub>	De-asserting deglitch time		5.5	8.2	11.5	ms
LD_DET, POL						
t <sub>DEGLA</sub>	Asserting deglitch time		88	150	220	ms
t <sub>DEGLD</sub>	De-asserting deglitch time		7.0	12.7	19.4	ms
THERM_WARN	(TPS25833-Q1)	· · · · ·				
t <sub>DEGLA</sub>	Asserting deglitch time			0		ms
t <sub>DEGLD</sub>	De-asserting deglitch time			0		ms
HIGH-BANDWID	TH ANALOG SWITCH (TPS25832-Q1)					
t <sub>pd</sub>	Analog switch propagation delay			0.14		ns
t <sub>sk</sub>	Analog switch skew between opposite transitions of the same port ( $t_{PHL} - t_{PLH}$ )			0.02		ns
t <sub>OV_Dn</sub>	DP_IN and DM_IN overvoltage protection response time			2		μs




# 8.8 Typical Characteristics








Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSP}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.






Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSN}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.






Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSP}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.






Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSP}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.






Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSN}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.





### **9** Parameter Measurement Information





# 10 Detailed Description

# 10.1 Overview

The TPS25832-Q1 and TPS25833-Q1 are full-featured solutions for implementing a compact USB charging port with support for both Type-C and BC1.2 standards. Both devices contain an efficient 36-V buck regulator power source capable of providing up to 3.5 A of output current at 5.10 V (nominal). System designers can optimize efficiency or solution size through careful selection of switching frequency over the range of 300–2200 kHz with sufficient margin to operate above or below the AM radio frequency band. In devices, the buck regulator operates in forced PWM mode ensuring fixed switching frequency regardless of load current. Spread-spectrum frequency dithering reduces harmonic peaks of the switching frequency potentially simplifying EMI filter design and easing compliance.


Current sensing through a precision high-side current sense amplifier enables an accurate, user programmable over-current limit setting; and programmable linear cable compensation to overcome IR losses when powering remote USB ports.

The TPS25832-Q1 integrates high band-width (800 MHz) USB switches and includes short-to- $V_{BUS}$  protection as well as IEC61000-4-2 electrostatic discharge clamps to protect the host from potentially damaging overvoltage conditions. The CTRL1 and CTRL2 pins set the operating mode for the TPS25832-Q1 implementing Type-C, CDP and SDP USB port configurations.

TPS25833-Q1 includes an NTC input and THERM\_WARN flag for user programmable thermal protection using a negative temperature coefficient resistor. The CTRL1 and CTRL2 pins set the operating mode for the TPS25833-Q1 implementing Type-C, DCP, CDP and SDP USB ports.



### 10.2 Functional Block Diagram



### **10.3 Feature Description**

#### 10.3.1 Buck Regulator

The following operating description of the TPS2583x-Q1 will refer to the and the waveforms in Figure 10-1. TPS2583x-Q1 is a step-down synchronous buck regulator with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The TPS2583x-Q1 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately  $V_{IN}$ , and the inductor current  $i_L$  increase with linear slope ( $V_{IN} - V_{OUT}$ ) / L. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of  $-V_{OUT}$  / L. The control parameter of a buck converter is defined as Duty Cycle D =  $t_{ON}$  /  $T_{SW}$ , where  $t_{ON}$  is the high-side switch ON time and  $T_{SW}$  is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D =  $V_{OUT}$  /  $V_{IN}$ .






Figure 10-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS2583x-Q1 employs fixed frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with a reasonable combination of output capacitors. TPS2583x-Q1 operates in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

#### 10.3.2 Enable/UVLO and Start-up

The voltage on the EN/UVLO pin controls the ON or OFF operation of TPS2583x-Q1. An EN/UVLO pin voltage higher than  $V_{EN/UVLO-VOUT-H}$  is required to start the internal regulator and begin monitoring the CCn lines for a valid Type-C connection. The internal USB monitoring circuitry is on when  $V_{IN}$  is within the operation range and the EN/UVLO threshold is cleared; however, the buck regulator does not begin operation until a valid USB Type-C detection has been made. This feature ensures the "cold socket" (0 V) USB Type-C  $V_{BUS}$  requirement is met. The EN/UVLO pin is an input and can not be left open or floating. The simplest way to enable the operation of the TPS2583x-Q1 is to connect the EN to  $V_{IN}$ . This allows self-start-up of the TPS2583x-Q1 when  $V_{IN}$  is within the operation range.








Figure 10-2. Precision Enable Behavior

Many applications will benefit from the employment of an enable divider  $R_{ENT}$  and  $R_{ENB}$  (Figure 10-3) to establish a precision system UVLO level for the TPS2583x-Q1. The system UVLO can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. To ensure the USB port  $V_{BUS}$  is within the 5-V operating range as required for USB compliance (for the latest USB specifications and requirements, refer to *USB.org*), TI suggests that the  $R_{ENT}$  and  $R_{ENB}$  resistors be chosen such that the TPS2583x-Q1 enables when  $V_{IN}$  is approximately 6 V. Considering the drop out voltage of the buck regulator and IR loses in the system, 6 V provides adequate margin to maintain  $V_{BUS}$  within USB specifications. If system requirements such as a warm crank (start) automotive scenario require operation with  $V_{IN} < 6$  V, the values of  $R_{ENT}$  and  $R_{ENB}$  can be calculated assuming a lower  $V_{IN}$ . An external logic signal can also be used to drive EN/UVLO input when a microcontroller is present and it is desirable to enable or disable the USB port remotely for other reasons.




Figure 10-3. System UVLO by Enable Divider

UVLO configuration using external resistors is governed by the following equations:



$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO\_H}} - 1\right) \times R_{ENB}$$
<sup>(1)</sup>

$$V_{IN(OFF)} = V_{IN(ON)} \times (1 - \frac{V_{EN/UVLO\_HYS}}{V_{EN/UVLO\_H}})$$
<sup>(2)</sup>

Example:

 $V_{IN(ON)} = 6 V$  (user choice)

 $R_{ENB} = 5 k\Omega$  (user choice)

 $R_{ENT}$  = [(V<sub>IN(ON)</sub> / V<sub>EN/UVLO\_H</sub>) – 1] ×  $R_{ENB}$ = 19.6 kΩ. Choose standard 20 kΩ.

Therefore  $V_{IN(OFF)}$  = 6 V × [1 - (0.09 V / 1.2 V)] = 5.55 V

A typical start-up waveform is shown in Figure 10-4, indicating typical timings when  $R_d$  connected to CC line. The rise time of DCDC VBUS voltage is about 5 ms.

ek (rcy)			<b>0</b>	<b>R</b>	: ***	1.1.1	++++	, , <sup>fplat</sup> , ,
	EN, 5V/Div						and this much	
							Karra Andrea Andrea	
or care	VIN 5V/Div	aldipalation (						
ennas	VBUS, 5V/Div							
ever 📷	VCC, 5V/Div	- 						
				1.120	÷			40ms/Div

Figure 10-4. Typical Start-up Behavior,  $V_{IN}$  = 13.5 V, CC1 = R<sub>d</sub>, R<sub>IMON</sub> = 12.6 k $\Omega$ 

For TPS25832-Q1, the pin voltage must meet the requirement below during 150-ms (typ) Rd assert deglitch time, see Figure 10-5:

- V<sub>BUS</sub> < 0.8 V (typical), per Type-C requirement
- V<sub>Dx OUT</sub> < 2.2 V (typical)</li>
- $V_{Dx | IN} < 1.5 V$  (typical)

After the TPS25832-Q1 Rd assert deglitch time, no additional requirement on these pins. In real application, <u>LD\_DET</u> pin can be used to configure the timing sequence.






Figure 10-5. TPS25832-Q1 Pin Voltage Requirement During Rd Assert

#### 10.3.3 RT/SYNC

The switching frequency of the TPS2583x-Q1 can be programmed by the resistor  $R_T$  from the RT/SYNC pin and GND pin. To determine the RT resistance, for a given switching frequency, use the equation below Equation 3:




Figure 10-6. RT Set Resistor vs Switching Frequency

Table 10-1 lists typical RT resistors value.

300
400
500
1000
1500
2000
2100
2200

Table 10-1. Setting the Switching Frequency with RT



TPS2583x-Q1 switching action can be synchronized to an external clock from 300 kHz to 2.3 MHz. The RT/ SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the RT/SYNC pin. The AC coupled peak-to-peak voltage at the RT/SYNC pin must exceed the SYNC amplitude threshold of 3.5 V (typical) to trip the internal synchronization pulse detector, and the minimum SYNC clock ON and OFF time must be longer than 100 ns (typical). When using a low impedance signal source, the frequency setting resistor  $R_T$  is connected in parallel with an AC coupling capacitor  $C_{COUP}$  to a termination resistor  $R_{TERM}$  (for example: 50  $\Omega$ ). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10-pF ceramic capacitor can be used for  $C_{COUP}$ . Figure 10-7 show the device synchronized to an external clock.





Figure 10-7. Synchronize to External Clock

In order to avoid AM radio frequency brand and maintain proper regulation when minimum ON-time or minimum OFF-time is reached, the TPS2583x-Q1 implement frequency foldback scheme depends on VIN voltage, refer to Figure 8-11.

- When 8 V < VIN ≤ 19V, the switching frequency of TPS2583x-Q1 is determined by R<sub>T</sub> resistor or external sync clock.
- When VIN ≤ 8 V, the switching frequency of TPS2583x-Q1 is set to default 420 kHz, regardless of R<sub>T</sub> resistor setting or external sync clock.
- When VIN > 19 V, the switching frequency of TPS2583x-Q1 is set to default 420 kHz, regardless of R<sub>T</sub> resistor setting or external sync clock

Figure 10-8, Figure 10-9 and figure 10-10 show the device switching frequency and behavior under different VIN voltage and  $R_T = 8.87 \text{ k}\Omega$ .


Figure 10-11, Figure 10-12 and Figure 10-13 show the device switching frequency and behavior under different VIN voltage and synchronized to an external 2.1-M system clock.



Copyright © 2022 Texas Instruments Incorporated



SLVSEH7D - JULY 2019 - REVISED MARCH 2022



#### 10.3.4 Spread-Spectrum Operation

In order to reduce EMI, The TPS2583x-Q1 introduce frequency spread spectrum. The spread spectrum is used to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The TPS2583x-Q1 devices use  $\pm 6\%$  spread of switching frequency.

The spread spectrum function is only available when using the TPS2583x-Q1 internal oscillator. If the RT/SYNC pin is synchronized to an external clock, the spread spectrum function will be turn off.

#### 10.3.5 VCC, VCC\_UVLO

The TPS2583x-Q1 integrates an internal LDO to generate V<sub>CC</sub> for control circuitry and MOSFET drivers. The nominal voltage for V<sub>CC</sub> is 5 V. The V<sub>CC</sub> pin is the output of an LDO and must be properly bypassed. A high quality ceramic capacitor with a value of 2.2  $\mu$ F to 4.7  $\mu$ F, 10 V or higher rated voltage should be placed as close as possible to VCC and grounded to the PGND ground pin. The V<sub>CC</sub> output pin should not be loaded with more than 5 mA, or shorted to ground during operation. Shorting V<sub>CC</sub> to ground during operation may cause damage to the TPS2583x-Q1.

#### Copyright © 2022 Texas Instruments Incorporated



In applications where  $V_{CONN}$  support is required, the  $V_{CC}$  pin can be over-driven with an external 5-V LDO capable of sourcing at least 300 mA. In this operating mode the external LDO is the source for the buck low-side switch gate drive as well as power to the internal  $V_{CONN}$  mux.

Note if using external 5-V LDO for V<sub>CONN</sub> power, the timing sequence below must be required. External V<sub>CONN</sub> power can not be enabled before the TPS2583x-Q1 is enabled, external V<sub>CONN</sub> must be disabled before the TPS2583x-Q1 is disabled. In real application, customer can tie the EN of external 5-V LDO and EN of TPS2583x-Q1 together to meet the timing requirement.




Figure 10-14. V<sub>CONN</sub> Source Using External LDO

#### 10.3.6 Minimum ON-time, Minimum OFF-time

Minimum ON-time,  $T_{ON\_MIN}$ , is the smallest duration of time that the HS switch can be on.  $T_{ON\_MIN}$  is typically 105 ns in the TPS2583x-Q1. Minimum OFF-time,  $T_{OFF\_MIN}$ , is the smallest duration that the HS switch can be off.  $T_{OFF\_MIN}$  is typically 80 ns in the TPS2583x-Q1. In CCM (FPWM) operation,  $T_{ON\_MIN}$  and  $T_{OFF\_MIN}$  limit the voltage conversion range given a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON\_MIN} \times f_{sw} \tag{4}$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF\_MIN} \times f_{SW}$$
<sup>(5)</sup>

Given fixed T<sub>ON\_MIN</sub> and T<sub>OFF\_MIN</sub>, the higher the switching frequency the narrower the range of the allowed duty cycle.

#### 10.3.7 Internal Compensation

The TPS2583x-Q1 is internally compensated as shown in *Functional Block Diagram*. The internal compensation is designed such that the loop response is stable over the specified operating frequency and output voltage range. The TPS2583x-Q1 is optimized for transient response over the range 300 kHz  $\leq$  fsw  $\leq$  2300 kHz.

#### 10.3.8 Bootstrap Voltage (BOOT)

The TPS2583x-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 0.1  $\mu$ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage.

#### 10.3.9 $R_{SNS}$ , $R_{SET}$ , $R_{ILIMIT}$ , and $R_{IMON}$

The programmable current limit threshold and full-scale cable compensation voltage are determined by the values of the  $R_{SNS}$ ,  $R_{SET}$ ,  $R_{ILIMIT}$ , and  $R_{IMON}$  resistors. Refer to Figure 10-15.



- R<sub>SNS</sub> is the current sense resistor. The recommended voltage across R<sub>SNS</sub> under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current limiting is desired for I<sub>OUT(MAX)</sub> ≥ 3.3 A, then R<sub>SNS</sub> = 0.05 V / 3.3 A = 0.01515 Ω. Choose a standard value of 15 mΩ.
- R<sub>SET</sub> determines the input current to the transconductance amplifier and current mirror. The amplifier balances the voltage to be equal to that across R<sub>SNS</sub>. Choose a R<sub>SET</sub> value to produce an I<sub>SET</sub> current between 75 180 µA at the desired I<sub>OUT(MAX)</sub>. Considering 50 mV across R<sub>SET</sub>, a value of 300 Ω will provide approximately 166 µA of I<sub>SET</sub> current to the amplifier and mirror circuit. Care should be taken to limit the I<sub>SET</sub> current below 200 µA to avoid saturating the internal amplifier circuit.
- R<sub>ILIMIT</sub> in conjuction with the 0.5 × I<sub>SET</sub> current produces a voltage on the ILIMIT pin which is proportional to the load current flowing in R<sub>SNS</sub>. See *Current Limit Sensing using R<sub>ILIMIT</sub>* for details on setting the current limit.
- R<sub>IMON</sub> in conjuction with the 0.5 I<sub>SET</sub> current produces a voltage on the IMON pin which is proportional to the load current flowing in R<sub>SNS</sub>. See Cable Compensation for details on setting the current limit.




Figure 10-15. Current Limit and Cable Compensation Circuit

### 10.3.10 Overcurrent and Short Circuit Protection

For maximum versatility, TPS2583x-Q1 includes both a precision, programmable current limit as well cycle-bycycle current limit to protect the USB port from extreme overload conditions. In most applications the  $R_{ILIMIT}$ resistor in conjunction with the selection of  $R_{SNS}$  and  $R_{SET}$  will determine the overload threshold. The cycle-bycycle current limit will serve as a backup means of protection in the event  $R_{ILMIT}$  is shorted to ground disabling the programmable current limit function.

In some application, the setting of TPS2583x-Q1 over-current need meet MFi requirement, please refer to the *How to Pass MFi Overcurrent Protection Test With USB Charger and Switch Device application report* for more details.

### 10.3.10.1 Current Limit Setting using R<sub>ILIMIT</sub>

Refer to Figure 10-15. The TPS2583x-Q1 can establish current limit by two methods.

• Using external a single or back-to-back N-Channel MOFETs between CSN/OUT and BUS: A voltage of 0.49 V on the ILIMIT pin initiates current limiting using the external MOSFET by decreasing the LS\_GD voltage

Copyright © 2022 Texas Instruments Incorporated



causing the FET to operate in the saturation region. To protect the MOSFETs from damage a hiccup timer limits the duty cycle to prevent thermal runaway. Refer to the *Switching Characteristics* for MOSFET hiccup timing.

 Buck average current limit: No MOSFET, CSN/OUT connected to BUS. For TPS25833-Q1, the LS\_GD pin can be left floating. For TPS25832-Q1, the LS\_GD pin must be pulled up through a 2.2-kΩ resistor. In this configuration a voltage of 1 V across R<sub>ILIMIT</sub> on the ILIMIT pin initiates average current limiting of the buck regulator.

The two level current limit is described below:

- With external MOSFET Figure 10-16, Figure 10-17:
  - Isolating a fault on the USB port from other loads connected to the CSP output of the TPS2583x-Q1. In some applications, it may be useful to power additional circuitry (example USB HUB) from the output of the TPS2583x-Q1 and maintain operation of these circuits in the event of a short circuit downstream of the BUS pin. To prevent triggering the MOSFET current limit below the programmed ILIMIT threshold, external circuits should be supplied after the inductor and before the current sense resistor, R<sub>SNS</sub>.
  - After R<sub>SNS</sub> and R<sub>SET</sub> are determined and the full load I<sub>SET</sub> current is known, the resistor value R<sub>ILIMIT</sub> can be determined by:

$$R_{ILIMIT} = \frac{0.49 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$

(6)

- In most case, the recommended voltage across R<sub>SNS</sub> under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. While in some application, R<sub>ILIMIT</sub> is the only resistor that can be changed to achieve different current limit. Typical R<sub>ILIMIT</sub> resistors value are listed in Table 10-2 given the condition R<sub>SNS</sub>= 15 m $\Omega$  and R<sub>SET</sub>= 300  $\Omega$ 

Current-Limit Threshold (mA)	R <sub>ILIMIT</sub> (kg	2)
	With External MOSFET	Buck Average
700	26.1	53.6
1500	12.7	26.1
1700	11.3	22.6
2700	7.15	14.7
3000	6.49	13
3400	5.62	11.5
3800	5.11	10.5

Table 10-2. Setting the Current Limit with RILIMIT

- Buck Average Current Limit Figure 10-18, Figure 10-19:
  - CSN/OUT connected directly to BUS. For TPS25833-Q1, LS\_GD pin can be floating. For TPS25832-Q1, LS\_GD pin must be pulled up through 2.2-kΩ resistor. The TPS2583x-Q1 can operate as a stand-alone USB charging port. In this configuration, the internal buck regulator operates with average current limiting as programmed by the ILIMIT pin, potentially producing less heat compared to N-channel MOSFET current limiting
  - 2. After R<sub>SNS</sub> and R<sub>SET</sub> are determined and the full load I<sub>SET</sub> current is known, the resistor value R<sub>ILIMIT</sub> can be determined by:

$$R_{ILIMIT} = \frac{1 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$

(7)

3. Typical R<sub>ILIMIT</sub> resistors value are listed in Table 10-2 given the condition R<sub>SNS</sub> = 15 m $\Omega$  and R<sub>SET</sub> = 300  $\Omega$ 






Figure 10-16. TPS25832-Q1 Current Limit with **External MOSFET** 




Figure 10-18. TPS25832-Q1 Buck Average Current Figure 10-19. TPS25833-Q1 Buck Average Current Limit





Figure 10-17. TPS25833-Q1 Current Limit with **External MOSFET** 



Limit

#### 10.3.10.2 Buck Average Current Limit Design Example

To start the procedure, the  $I_{LOAD(MAX)}$ ,  $R_{SNS}$ ,  $R_{SET}$ , must to be known.

- Determine  $I_{\text{LIMIT}}$ , usually chose  $I_{\text{LIMIT}} = I_{\text{LOAD(MAX)}} / (1 10\%)$ . 1.
- Determine R<sub>SNS</sub> to achieve 50 mV at current limit. For 3-A Type-C load current, choose I<sub>LIMIT</sub> = 3.3A. R<sub>SNS</sub> = 2.  $(0.05 \text{ V} / 3.3 \text{ A}) = 15 \text{ m}\Omega.$
- Choose  $R_{SET} = 300 \Omega$ 3.
- 4. According to Equation 7, R<sub>LIMIT</sub> = 300 / (0.5 × ( 3.3 × 0.015 + 0.0007)) = 11.95 kΩ.
- 5. Choose standard 11.8 kΩ.

### 10.3.10.3 External MOSFET Gate Drivers

The TPS2583x-Q1 has integrated NFET gate drivers, and can support current limit with external NFET. Refer to Figure 10-16.

The LS\_GD pin of TPS2583x-Q1 can source 3 uA (typical) current to enhance the external MOSFET. A 6.2-V clamp between LS GD and CSN/OUT pin limits the gate-to-source voltage. During DCDC start up, the LS GD gate drivers begin to source current after V<sub>CSN/OUT</sub> reach 3 V. If the V<sub>CSN/OUT</sub> > 7.5 V or V<sub>BUS</sub> > 7 V under overvoltage condition, the LS GD will turn off immediately with 35 uA (typical) sink current.

If load current above NFET current limit threshold, LS GD will also turn off the NFET after 2 ms (Typical) and enter hiccup mode to protect NFET from thermal issue. Refer to Figure 11-26 for application waveform.



#### 10.3.10.4 Cycle-by-Cycle Buck Current Limit

The buck regulator cycle-by-cycle current limit on both the peak and valley of the inductor current. Hiccup mode will be activated if a fault condition persists to prevent over-heating.

High-side MOSFET overcurrent protection is implemented by the nature of the Peak Current Mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. Refer to the *Functional Block Diagram* for more details. The peak current of HS switch is limited by a clamped maximum peak current threshold I<sub>HS\_LIMIT</sub> which is constant. So the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch will not be turned OFF at the end of a switching cycle if its current is above the LS current limit  $I_{LS\_LIMIT}$ . The LS switch will be kept ON so that inductor current keeps ramping down, until the inductor current ramps below the LS current limit  $I_{LS\_LIMIT}$ . The LS switch will be kept ON so that inductor current keeps ramping down, until the inductor current ramps below the LS current limit  $I_{LS\_LIMIT}$ . Then the LS switch will be turned OFF and the HS switch will be turned on after a dead time. This is somewhat different than the more typical peak current limit, and results in Equation 8 for the maximum load current.

$$I_{OUT\_MAX} = 0.5 \times (I_{LS\_LIMIT} + I_{HS\_LIMIT})$$
(8)

If  $V_{CSN/OUT}$  < 2-V typical due to a short circuit for 128 consecutive cycles, hiccup current protection mode will be activated. In hiccup mode, the regulator will be shut down and kept off for 118 ms typically, then TPS2583x-Q1 go through a normal re-start with soft start again. If the short-circuit condition remains, hiccup will repeat until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, prevents over-heating and potential damage to the device and serves as a backup to the programmable current limit see *Current Limit Sensing using R*<sub>ILIMIT</sub>. Once the output short is removed, the hiccup delay is passed and the output voltage recovers normally as shown in Figure 11-23.

#### 10.3.11 IEC and Overvoltage Protection

The TPS2583x-Q1 integrates overvoltage protection on VBUS, CC1, CC2, DM\_IN and DP\_IN pins. Once overvoltage is detected on these pins, the TPS2583x-Q1 can response accordingly. The TPS2583x-Q1 also integrates IEC ESD cell on CC1, CC2, DP\_IN and DM\_IN pins.

#### 10.3.11.1 V<sub>BUS</sub> and V<sub>CSN/OUT</sub> Overvoltage Protection

The TPS2583x-Q1 integrates overvoltage protection on both BUS and CSN/OUT pin, to meet different application requirement.

OVP threshold of BUS pin is 7-V typical. Once overvoltage is detected on BUS pin, the LS\_GD will turn off immediately, also FAULT asserts after 8-ms deglitch time. Once the excessive voltage is removed, the LS\_GD will turn on again and FAULT deasserts.

OVP threshold of CSN/OUT pin is 7.5-V typical. Once overvoltage is detected on CSN/OUT pin, the buck converter will stop regulation, also LS\_GD will turn off immediately. Once the excessive voltage is removed, the buck converter will resume and LS\_GD turn on again.

Copyright © 2022 Texas Instruments Incorporated






Figure 10-20. Current Limit with External MOSFET

Figure 10-21. Buck Average Current Limit

As Figure 10-20, TPS25832-Q1 is configured in external FET current limit mode. When overvoltage occurs on BUS\_Connector, the external MOSFET will be turn off immediately after BUS pin detect overvoltage. The FAULT signal will assert after 8-ms deglitch time. A  $10-\Omega$  0805 resistor is recommended between BUS pin and BUS\_Connector.

As Figure 10-21, TPS25832-Q1 is configured in buck average current limit mode. When overvoltage occurs on BUS\_Connector, the buck regulator will stop switching after CSN/OUT pin detect overvoltage. The FAULT signal will also assert after 8-ms deglitch time. A 100- $\Omega$  0805 resistor is recommended between BUS pin and BUS\_Connector in buck average current limit mode.

#### 10.3.11.2 DP\_IN and DM\_IN Protection

DP\_IN and DM\_IN protection consists of IEC ESD and overvoltage protection.

The DP\_IN and DM\_IN pins integrate an IEC ESD cell to provide ESD protection up to  $\pm 15$ -kV air discharge and  $\pm 8$ -kV contact discharge per IEC 61000-4-2 (See the *ESD Ratings* section for test conditions). The IEC ESD performance of the TPS2583x-Q1 device depends on the capacitance connected from BUS pin to GND. A 0.22-µF capacitor placed close to the BUS pin is recommended.

The ESD stress seen at DP\_IN and DM\_IN is impacted by many external factors like the parasitic resistance and inductance between ESD test points and the DP\_IN and DM\_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance should always be verified in the end-application circuit.

Overvoltage protection (OVP) is provided for short-to- $V_{BUS}$  conditions in the vehicle harness, preventing damage to the upstream USB transceiver or hub. When the voltage on DP\_IN or DM\_IN exceeds 3.9 V (typical), the TPS2583x-Q1 device immediately turn off DP/DM switch, and responds to block the high-voltage reverse connection to DP\_OUT and DM\_OUT. FAULT signal will assert after 8ms deglitch time.

For DP\_IN and DM\_IN, when overvoltage is triggered, the device turns on an internal discharge path with 416-k $\Omega$  resistance to ground. On removal of the overvoltage condition, the pin automatically turns off this discharge path and returns to normal operation by turning on the previously affected analog switch.

### 10.3.11.3 CC IEC and Overvoltage Protection

CCx protection consists of IEC ESD and Overvoltage protection.

The CC pins integrate an IEC ESD cell to provide ESD protection up to  $\pm 15$ -kV air discharge and  $\pm 8$ -kV contact discharge per IEC 61000-4-2 (See the *ESD Ratings* section for test conditions). Additional 0.22-uF capacitor placed close to the CC pin is recommended in real application.

Overvoltage protection (OVP) is provided for short-to- $V_{BUS}$  conditions in the vehicle harness. When the voltage on CC1 or CC2 exceeds 6.1 V (typical), the TPS2583x-Q1 device immediately shut off CC line. FAULT signal will assert after 8-ms deglitch time.


Copyright © 2022 Texas Instruments Incorporated



For CC1 and CC2, when OVP is triggered, the device turns on an internal discharge path with 55-k $\Omega$  resistance to ground. On removal of the overvoltage condition, the pin automatically turns off this discharge path and returns to normal operation.


#### 10.3.12 Cable Compensation


When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. Cable droop compensation linearly increases the voltage at the CSN/OUT pin of TPS2583x-Q1 as load current increases with the objective of maintaining  $V_{BUS\_CON}$  (the bus voltage at the USB connector) at 5 V, regardless of load conditions. Most portable devices charge at maximum current when 5 V is present at the USB connector. Figure 10-22 provides an example of resistor drops encountered when designing an automotive USB system with a remote USB connector location.



R(wire) = R(pcb1\_VBUS) + R(conn1\_VBUS) + R(cable\_VBUS) + R(conn2\_VBUS) + R(pcb2\_VBUS) + R(USBconn\_VBUS) + R(USBconn\_GND) + R (pcb2\_GND) + R(conn2\_GND) + R(cable\_GND) + R(conn1\_GND) + R(pcb1\_GND) + R(pc0\_GND) + R(pc0\_GND)

Figure 10-22. Automotive USB Resistances







The TPS2583x-Q1 detects the load current and increases the voltage at the CSN/OUT pin to compensate the IR drop in the charging path according to the gain set by the R<sub>SNS</sub>, R<sub>SET</sub>, and R<sub>IMON</sub> resistors as described in  $R_{SNS}$ ,  $R_{SET}$ ,  $R_{ILIMIT}$ , and  $R_{IMON}$ .

The amount of cable droop compensation required can be estimated by the following equation  $\Delta V_{OUT} = (R_{SNS} + R_{DSON\_NFET} + R_{WIRE}) \times I_{BUS}$ . R<sub>IMON</sub> is then chosen by R<sub>IMON</sub> = ( $\Delta V_{OUT} \times R_{SET} \times 2$ ) / ( $I_{BUS} \times R_{SNS}$ ), Where  $\Delta V_{OUT}$  is the desired cable droop compensation voltage at full load.

Per  $R_{SNS}$ ,  $R_{SET}$ ,  $R_{ILIMIT}$ , and  $R_{IMON}$ , in most cases, the recommended voltage across  $R_{SNS}$  should be 50 mV. In type-C application, typical  $R_{IMON}$  resistors value are listed in Table 10-3 given the condition full load current = 3 A,  $R_{SNS}$  = 15 m $\Omega$  and  $R_{SET}$  = 300  $\Omega$ .

Cable Compensation Voltage at 3-A Full Load (V)	R <sub>IMON</sub> (kΩ)				
0.3	4.02				
0.6	8.06				
0.9	12.1				
1.2	16.2				
1.5	20				

Table 10-3.	Setting the	<b>Cable Con</b>	pensation V	Voltage with	RIMON

Note that the maximum cable compensation voltage in TPS2583x-Q1 is 1.5 V.

#### 10.3.12.1 Cable Compensation Design Example

To start the procedure, the R<sub>SNS</sub>, R<sub>DSON NFET</sub> and wire resistance R<sub>WIRE</sub>, must to be known.

- 1. Determine  $R_{SNS}$  to achieve 50 mV at full current. For 3.3 A (3-A Type-C load current plus at approximately 10% for overcurrent threshold).  $R_{SNS} = (0.05 \text{ V} / 3.3 \text{ A}) = 15 \text{ m}\Omega$ .
- 2.  $R_{\text{DSON NFET}} = 50 \text{ m}\Omega$
- 3.  $R_{WIRE} = 200 \text{ m}\Omega$
- 4.  $\Delta V_{OUT} = (R_{SNS} + R_{DSON_NFET} + R_{WIRE}) \times I_{BUS} = (0.015 + 0.05 + 0.2) \times 3 = 0.795 \text{ V}$
- 5. Choose  $R_{SET} = 300 \Omega$
- 6.  $R_{IMON} = (\Delta V_{OUT} \times R_{SET} \times 2) / (I_{BUS} \times R_{SNS}) = (0.795 \times 300 \times 2) / (3 \times 0.015) = 10.6 \text{ k}\Omega$

#### 10.3.13 USB Port Control

The TPS25832-Q1 and TPS25833-Q1 include DP\_IN, DM\_IN, CC1 and CC2 pins for automatic or host facilitated USB port power management of either a Type-A or Type-C downstream facing connector. See *Device Functional Modes* for details on configuring the TPS2583x-Q1.

#### 10.3.14 FAULT Response

The device features an active-low, open-drain fault output. Connect a 100-k $\Omega$  pullup resistor from FAULT to VCC or other suitable I/O voltage. FAULT can be left open or tied to GND when not used.

Table 10-4 summarizes the conditions that generate a fault and actions taken by the device.

#### Table 10-4. Fault and Warning Conditions

EVENT	CONDITION	ACTION
Overcurrent on OUT	NFET or Buck average current limit implemented per <i>Current Limit Sensing using</i> <i>R<sub>ILIMIT</sub></i> . I <sub>CSN/OUT</sub> > programmed I <sub>SNS</sub> .	The device regulates current at $I_{SNS}$ either by external NFET or by the buck regulator control loop. When current limiting by external NFET, there is NO fault indicator assertion under minor overload conditions. When current limiting by buck average current, there is NO fault indicator assertion under minor overload conditions. Hard shorts during average buck current limiting may trigger buck hiccup operation. The FAULT indicator asserts immediately after N <sub>OC</sub> cycles in and persists for T <sub>OC</sub> as specified in <i>Cycle-by-Cycle Current Buck Limit</i> .



EVENT	CONDITION	ACTION
Overvoltage on BUS	V <sub>BUS</sub> > V <sub>BUS_OV</sub>	The device turns on the BUS discharge path in the event of an overvoltage conditions, and turn off the LS_GD immediately. The FAULT indicator asserts and de-asserts with a 8-ms deglitch.
Overvoltage on the data lines	DP_IN or DM_IN > V <sub>Dx_IN_OV</sub>	The device immediately shuts off the USB data switches. The FAULT indicator asserts and de-asserts with a 8-ms deglitch.
Overvoltage on CC lines	CC1 or CC2 > V <sub>CCx_OV</sub>	The device immediately shuts off the CC lines. The FAULT indicator asserts and de-asserts with a 8-ms deglitch.
Overcurrent on CC lines when supplying VCONN	I <sub>LOAD_CCn</sub> > I <sub>OS_CCn</sub>	The FAULT indicator asserts and de-asserts with a 8-ms deglitch. The FAULT indicator remains asserted during the VCONN overload condition and the VCONN path is not disabled.
TPS25833-Q1 External over- temperature detection (NTC)	V <sub>NTC</sub> ≥ V <sub>WARN_HIGH</sub>	Thermal warning flag THERM_WARN asserts immediately. Also the Type-C advertise current will change to 1.5 A if operating with 3A originally. The FAULT flag is not asserted for this condition, but will assert for conditions stated in this table.
TPS25833-Q1 External over- temperature detection (NTC)	V <sub>NTC</sub> ≥ V <sub>SD_HIGH</sub>	The device immediately shuts off the buck regulator, opens the USB data switches, while simultaneously pulling LS_GD and BUS low. The THERM_WARN indicator remains asserted.

#### 10.3.15 USB Specification Overview

Universal Serial Bus specifications provide critical physical and electrical requirements to electronics manufacturers of USB capable equipment. Adherence to these specifications during product development coupled with standardized compliance testing assures very high degrees of interoperability amongst USB products in the market. Since its inception in the mid 1990s, USB has undergone a number of revisions to enhance utility and extend functionality. For the most up to date standards, please consult the USB Implementers Forum (USB-IF).

All USB ports are capable of providing a 5-V output making them a convenient power source for operating and charging portable devices. USB specification documents outline specific power requirements to ensure interoperability. In general, a USB 2.0 port host port is required to provide up to 500 mA; a USB 3.0 or USB 3.1 port is required to provide up to 900 mA; ports adhering to the USB Battery Charging 1.2 Specification provide up to 1500 mA; and newer Type-C ports can provide up to 3000 mA. Even though USB standards governing power requirements exist, some manufacturers of popular portable devices created their own proprietary mechanisms to extend allowed available current beyond the 1500-mA maximum per BC 1.2. While not officially part of the standards maintained by the USB-IF, these proprietary mechanisms are recognized and implemented by manufacturers of USB charging ports.

The TPS2583x-Q1 device supports five of the most-common USB-charging schemes found in popular hand-held media and cellular devices.

- USB Type-C (1.5-A and 3-A advertisement)
- USB Battery Charging Specification BC1.2
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider 3 mode
- 1.2-V mode

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP) •
- Charging downstream port (CDP)
- Dedicated charging port (DCP)

BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

Table 10-5 lists the difference between these port types.

PORT TYPE	SUPPORTS USB2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAWN BY PORTABLE EQUIPMENT (A)					
SDP (USB 2.0)	YES	0.5					
SDP (USB 3.0 and 3.1)	YES	0.9					
CDP	YES	1.5					
DCP	NO	1.5					
TYPE-C	YES	3.0					

#### Table 10-5. USB Operating Modes Table

### 10.3.16 USB Type-C<sup>®</sup> Basics

For a detailed description of the Type-C specifications refer to the *USB-IF* website to download the latest information. Understanding the basic concepts of the USB Type-C specification will aid in understanding the operation of the TPS2583x-Q1 (a DFP device).

USB Type-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both Type-A and Type-B receptacle since the Type-C cable is plug-able in either direction between host and device. A host-to-device logical relationship is maintained via the configuration channel (CC). Optionally hosts and devices can be either providers or consumers of power when USB Power Delivery (PD) communication is used to swap roles.

All USB Type-C ports operate in one of below three data modes:

- Host mode: the port can only be host (provider of power)
- Device mode: the port can only be device (consumer of power)
- Dual-Role mode: the port can be either host or device

Port types:

- DFP (Downstream Facing Port): Host
- UFP (Upstream Facing Port): Device
- DRP (Dual-Role Port): Host or Device

Valid DFP-to-UFP connections:

- Table 10-6 describes valid DFP-to-UFP connections
- · Host to Host or Device to Device have no functions

#### Table 10-6. DFP-to-UFP Connections

	HOST-MODE PORT	DEVICE-MODE PORT	DUAL-ROLE PORT
Host-Mode Port	No Function	Works	Works
Device-Mode Port	Works	No Function	Works
Dual-Role Port	Works	Works	Works <sup>(1)</sup>

(1) This may be automatic or manually driven.

#### 10.3.16.1 Configuration Channel


The function of the configuration channel is to detect connections and configure the interface across the USB Type-C cables and connectors.

Functionally the Configuration Channel (CC) is used to serve the following purposes:

- Detect connect to the USB ports
- · Resolve cable orientation and twist connections to establish USB data bus routing
- Establish DFP and UFP roles between two connected ports
- Discover and configure power: USB Type-C current modes or USB Power Delivery
- Discovery and configure optional Alternate and Accessory modes
- Enhances flexibility and ease of use



Typical flow of DFP to UFP configuration is shown in Figure 10-24:




#### Figure 10-24. Flow of DFP to UFP Configuration

#### 10.3.16.2 Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB Type-C. Figure 10-25 shows a DFP to UFP connection made with Type C cable. As shown in Figure 10-25, the detection concept is based on being able to detect terminations in the product which has been attached. A pull-up and pull-down termination model is used. A pull-up termination can be replaced by a current source. TPS2583x-Q1 devices use current sources in lieu of  $R_P$  as allowed by the Type-C specification.

- In the DFP-UFP connection the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
- An UFP advertises Rd on both its CC pins (CC1 and CC2).
- A powered cable advertises Ra on only one of CC pins of the plug. Ra is used to inform the source to apply VCONN.
- An analog audio device advertises Ra on both CC pins of the plug, which identifies it as an analog audio device. VCONN is not applied on either CC pin in this case.







#### 10.3.16.3 Configuration Channel Pins CC1 and CC2

The TPS2583x-Q1 has two pins, CC1 and CC2 that serve to detect an attachment to the port and resolve cable orientation. These pins are also used to establish current broadcast to a valid UFP and configure VCONN.

Table 10-7 lists TPS2583x-Q1 response to various attachments to its port.

Table 10-7. TPS2583X-Q1 Response									
			TPS2583x-Q1 RESPONSE <sup>(1)</sup>						
TPS2583x-Q1 TYPE C PORT	CC1	CC2	BUCK REGULATOR	LS_GD	V <sub>CONN</sub> On CC1 or CC2 <sup>(2)</sup>	POL	LD_DET		
Nothing Attached	OPEN	OPEN	OFF	OFF	NO	Hi-Z	Hi-Z		
UFP Connected	Rd	OPEN	ON	ON	NO	Hi-Z	LOW		
UFP Connected	OPEN	Rd	ON	ON	NO	LOW	LOW		
Powered Cable/No UFP Connected	OPEN	Ra	OFF	OFF	NO	Hi-Z	Hi-Z		
Powered Cable/No UFP Connected	Ra	OPEN	OFF	OFF	NO	Hi-Z	Hi-Z		
Powered Cable/UFP Connected	Rd	Ra	ON	ON	CC2	Hi-Z	LOW		
Powered Cable/UFP Connected	Ra	Rd	ON	ON	CC1	LOW	LOW		
Debug Accessory Connected <sup>(3)</sup>	Rd	Rd	OFF	OFF	NO	Hi-Z	Hi-Z		
Audio Adapter Accessory Connected <sup>(3)</sup>	Ra	Ra	OFF	OFF	NO	Hi-Z	Hi-Z		

#### Table 10-7. TPS2583x-Q1 Response

(1) POL and LD\_DET are open drain outputs; pull high with 100 kΩ to VCC when used. Tie to GND or leave open when not used.

(2) To supply V<sub>CONN</sub> a 5-V external LDO with at least 500-mA output current should be connected to the V<sub>CC</sub> pin.

(3) The TPS2583x-Q1 don't support debug mode or audio mode.

#### 10.3.16.4 Current Capability Advertisement and VCONN Overload Protection

The TPS2583x-Q1 supports all three Type-C current advertisements as defined by the USB Type C standard. Current broadcast to a connected UFP is controlled by the CTRL1 and CTRL2 pins. For each broadcast level the device protects itself from a UFP that draws current in excess of the port's USB Type-C Current advertisement by setting the current limit as shown in Table 10-8.

DEVICE	CTRL1	CTRL2	CC CAPABILITY BROADCAST	MODE	SUPPORT USB 2.0 COMMUNICATION	CURRENT LIMIT (typ)					
	0	0		RESERVED, DO	NOT USE						
	0	1		RESERVED, DO NOT USE							
'832-Q1	1	0	1.5 A	SDP	YES: DP_IN to DP_OUT and DM_IN to DM_OUT	BY R <sub>SNS</sub> , R <sub>SET</sub> ,					
	1	1 1	1 1	1 1	1 1	1	1	3 A	CDP	YES: DP_IN to DP_OUT and DM_IN to DM_OUT	R <sub>ILIMIT</sub>
	0	0		RESERVED, DO	NOT USE						
'833-Q1	0	1	3 A	DCP auto	NOT SUPPORT						
033-Q1	1	0	1.5 A	SDP	Stub Connection Only	BY R <sub>SNS</sub> , R <sub>SET</sub> , R <sub>ILIMIT</sub>					
	1	1	3 A	CDP	Stub Connection Only						

#### Table 10-8. USB Type-C Current Advertisement

Under overload conditions, a precision current-limit circuit limits the VCONN output current. When a VCONN overload condition is present, the TPS2583x-Q1 maintains a constant output current, with the output voltage determined by ( $i_{OS\_CCn} \times R_{LOAD}$ ). VCONN functionality is supported only with an external 5-V supply connected to VCC. Failure to connect an external supply may cause TPS2583x-Q1 Vcc reset. The device turns off when the junction temperature exceeds the thermal shutdown threshold, T<sub>SD</sub> and remains off until the junction

Copyright © 2022 Texas Instruments Incorporated



temperature cools approximately 20°C and then restarts. The TPS2583x-Q1 current limit profile is shown in Figure 10-26.




Figure 10-26. VCONN Current Limit Profile

#### 10.3.16.5 Plug Polarity Detection

Reversible Type-C plug orientation is reported by the  $\overline{POL}$  pin when a UFP is connected. However when no UFP is attached,  $\overline{POL}$  remains de-asserted irrespective of cable plug orientation. Table 10-9 describes the  $\overline{POL}$  state based on which device CC pin detects V<sub>RD</sub> from an attached UFP pull-down.

#### Table 10-9. Plug Polarity Detection

CC1	CC2	POL	STATE
Rd	Open	Hi-Z	UFP connected
Open	Rd	Asserted (pulled low)	UFP connected with reverse plug orientation

Figure 10-27 shows an example implementation which uses the  $\overline{POL}$  terminal to control the SEL terminal on the HD3SS3212. The HD3SS3212 provides switching on the differential channels between Port B and Port C to Port A depending on cable orientation.






Figure 10-27. Example Implementation

#### 10.3.17 Device Power Pins (IN, CSN/OUT, and PGND)

The IN pins are the input power path to the TPS25832-Q1, TPS25833-Q1 devices. The internal LDO and buck regulator high side switch are supplied from the IN pins. The CSN/OUT pin connects to the negative terminal of the current sense amplifier and the internal voltage feedback network. This pin must be connected to the output LC filter for proper operation. PGND is the power ground return. For optimum performance, ensure the IN pin is properly bypassed to PGND with adequate bulk and high-frequency bypass capacitance located as close to these pins as possible.

#### 10.3.18 Thermal Shutdown

The device has an internal overtemperature shutdown threshold,  $T_{SD}$  to protect the device from damage and overall safety of the system. When device temperature exceeds  $T_{SD}$ , the LD\_GD pin is pulled low, and the buck regulator stops switching. The device attempts to power-up when die temperature decreases by approximately 20°C.

#### 10.3.19 Power Wake

Legacy Type-A ports source 5 V on VBUS regardless of a load connection or not. In contrast, Type-C ports are "cold," 0 V, until a UFP connection has been detected via the CC lines. This fundamental change in VBUS operation enables a Type-C port to save power when no load is connected. The TPS2583x-Q1 devices monitor the CC lines for a UFP connection and enable the internal buck regulator to source VBUS after a UFP is detected. As a result idle port power consumption is reduced compared to Type-A port systems where the buck regulator operates continuously to supply VBUS, even when no load is connected.

Copyright © 2022 Texas Instruments Incorporated



#### 10.3.20 Thermal Sensing with NTC (TPS25833-Q1)

The NTC input pin allows for user programmable thermal protection. See *Electrical Characteristics* for NTC pin thresholds. The NTC input pin threshold is ratiometric with V<sub>CC</sub>. The external resistor divider setting V<sub>NTC</sub> must be connected to the TPS25833-Q1 V<sub>CC</sub> pin to achieve accurate results. See Figure 10-28 and Figure 10-29. When V<sub>NTC</sub> =  $0.5 \times V_{CC}$  (approximately 2.5 V typically), the TPS25833-Q1 performs two actions:

- 1. If operating with 3-A Type-C advertisement, the CC1 and CC2 pin automatically reduces advertisement to the 1.5-A level.
- 2. The THERM\_WARN flag is asserted to provide an indication of the overtemperature condition. FAULT is NOT asserted at this time.




Figure 10-28. NTC Input Pin






Figure 10-29. TPS25833-Q1 Behavior when Trigger NTC Threshold


If the overtemprature condition persists causing  $V_{NTC} = V_{CC} \times 0.65$  (3.25-V typical), the TPS25833-Q1 turns off the buck regulator and pulls the LS\_GD pin low. The THERM\_WARN flag remains asserted; however, the FAULT pin is NOT asserted for this condition.

Tuning the V<sub>NTC</sub> threshold levels of V<sub>WARN\_HIGH</sub> and V<sub>SD\_HIGH</sub> is achieved by adding R<sub>SER</sub>, R<sub>PARA</sub>, or both R<sub>SER</sub> and R<sub>PARA</sub> in conjunction with R<sub>NTC</sub>. Figure 10-30 is an example illustrating how to set the THERM\_WARN threshold between 75°C and 90°C with a  $\Delta$ T between THERM\_WARN assertion and device shutdown of 17°C to 28°C. Consult the chosen NTC manufacturer's specification for the value of  $\beta$ . It may take some iteration to establish the desired warning and shutdown thresholds.

Below is NTC spec and resistor value used in Figure 10-30 example.

- $R_0 = 470 \text{ k}\Omega$ .  $\beta = 4750$ .  $R_{\text{NTC}} = R_0 \times \exp \beta \times (1/T 1/T_0)$
- R<sub>PARA</sub> = 100 kΩ.
- R<sub>SER</sub> = 5 kΩ.
- $R_B = R_{NTC}(at T_{THERM_WARN}) = 32 k\Omega$








Figure 10-30. V<sub>NTC</sub> Threshold Examples

The NTC resistor should be placed near the hottest point on the PCB. In most cases, this will be close to the SW node of the TPS25833-Q1, near the buck inductor,  $R_{SNS}$  sense resistor and external MOSFETs (if used).







#### **10.4 Device Functional Modes**

#### 10.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS2583x-Q1. When  $V_{EN}$  is below 1.2 V (typical), the device is in shutdown mode. The TPS2583x-Q1 also employs  $V_{IN}$  and  $V_{CC}$  under voltage lock out protection. If  $V_{IN}$  or  $V_{CC}$  voltage is below their respective UVLO level, the regulator will be turned off.

#### 10.4.2 Standby Mode

If the EN pin is pulled above the EN threshold, and there is no active connection on the CC lines, TPS2583x-Q1 remains in a low-power state with the buck converter off until a valid UFP (sink) is detected with a valid  $R_D$  on either CC1 or CC2. This mode ensures the Type-C 0-V  $V_{BUS}$  requirement is met and saves system power when no device is connected.

#### 10.4.3 Active Mode

The TPS2583x-Q1 is in Active Mode when  $V_{EN}$  is above the precision enable threshold,  $V_{IN}$  and  $V_{CC}$  are above their respective UVLO levels *and* a valid detection has been made on the CC lines. The simplest way to enable the TPS2583x-Q1 is to connect the EN pin to VIN pin. This allows self startup when the input voltage is in the operating range: 3.8 V to 36 V and a UFP detection is made. For details on setting these operating levels. please refer to VCC, VCC\_UVLO and Enable/UVLO and Start-up.

In Active Mode, the TPS2583x-Q1 buck regulator operates with forced pulse width modulation (FPWM), also referred to as forced continuous conduction mode (FCCM). This ensures the buck regulator switching frequency remains constant under all load conditions. FPWM operation provides low output voltage ripple, tight output voltage regulation, and constant switching frequency. Built-in spread-spectrum modulation aids in distributing spectral energy across a narrow band around the switching frequency programmed by the RT/SYNC pin. Under light load conditions the inductor current is allowed to go negative. A negative current limit of I<sub>L\_NEG</sub> is imposed to prevent damage to the regulator's low side FET. During operation the TPS2583x-Q1 will synchronize to any valid clock signal on the RT/SYNC input.

#### 10.4.4 Device Truth Table (TT)

The device truth table (Table 10-10) lists all valid combinations for the two control pins (CTRL1 and CTRL2). The TPS2583x-Q1 devices monitor the CTRL inputs and transitions to whichever charging mode it is commanded.

DEVICE	CTR L1	CTR L2	CURRENT LIMIT SETTING	USB MODES	BUCK REGULATO R	LS_GD	LD_DET (OUTPUT)	POL (OUTPUT)	FAULT (OUTPUT)	NTC (ANALOG INPUT)
	0	0		RESERVED, DO NOT USE						
	0	1	RESERVED, DO NOT USE							
TPS25832 -Q110See Current LimitType-C (1.5 A) + SDP Mode111Sensing using R <sub>ILIMIT</sub> Type-C (3 A) + CDP Mode	f	<i>.</i>				n/a				
	1	1				functional, see Table 10-7			see Table 10-4	n/a
	0	0			RES	SERVED, D	O NOT USE			
TD\$25833	0	1		Type-C (3 A) + DCP Auto Mode						functional
TPS25833 -Q1	1	0	Current Limit Sensing using R <sub>ILIMIT</sub>	Type-C (1.5 A) + SDP Mode	functional, see Table 10-7				functional, see Table 10-4	functional
	1	1	Second Callent	Type-C (3 A) + CDP Mode					functional	

Table 10-10. Truth Table

### 10.4.5 USB Port Operating Modes 10.4.5.1 USB Type-C<sup>®</sup> Mode

The TPS2583x-Q1 is a Type-C controller that supports all Type-C functions in a downstream facing port. It is also used to manage current advertisement and protection to a connected UFP and active cable. When VIN

Copyright © 2022 Texas Instruments Incorporated



exceeds the undervoltage lockout threshold, the device samples the EN pin. A high level on this pin enables the device and normal operation begins. Having successfully completed its start-up sequence, the device now actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin the buck regulator turn-ons after the required de-bounce time is met. If connected, the LS\_GD pin sources current into the external MOSFET allowing current to flow from CSN/OUT to BUS. If Ra is detected on the other CC pin (not connected to UFP), VCONN is applied to allow current to flow from VCC to the CC pin connected to Ra. For a complete listing of various device operational modes refer to Table 10-7.

The TPS2583x-Q1 always starts in Type-C mode, then transitions to DCP, CDP, or SDP as determined by the CTRL1 and CTRL2 pins and signaling by the connected portable device on the DP\_IN and DM\_IN pins.

#### 10.4.5.2 Standard Downstream Port (SDP) Mode — USB 2.0, USB 3.0, and USB 3.1

An SDP is a traditional USB port that follows USB 2.0, USB 3.0 or USB 3.1 protocol. A USB 2.0 SDP supplies a minimum of 500 mA per port and supports USB 2.0 communications. A USB 3.x SDP supplies a minimum of 900 mA per port and supports USB 3.0 or USB 3.1 communications. For both types, the host controller must be active to allow charging.

#### 10.4.5.3 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB 2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP handshaking process occurs in two steps. During step one, the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D– line. The portable device detects the connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D– voltage is greater than the nominal data detect voltage of 0.3 V and optionally less than 0.8 V.

The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3 V.

#### 10.4.5.4 Dedicated Charging Port (DCP) Mode (TPS25833-Q1 Only)

A DCP only provides power and does not support data connection to an upstream port. As shown in the following sections, a DCP is identified by the electrical characteristics of the data lines. The TPS25833-Q1 only emulates one state, DCP-auto state. In the DCP-auto state, the device charge-detection state machine is activated to selectively implement charging schemes involved with the shorted, divider 3 and 1.2-V modes. The shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, whereas the divider 3 and 1.2-V modes are employed to charge devices that do not comply with the BC1.2 DCP standard.

#### 10.4.5.4.1 DCP BC1.2 and YD/T 1591-2009

Both standards specify that the D+ and D– data lines must be connected together with a maximum series impedance of 200  $\Omega$ , as shown in Figure 10-32.




Figure 10-32. DCP Supporting BC1.2 and YD/T 1591-2009

#### 10.4.5.4.2 DCP Divider-Charging Scheme

The device supports divider 3, as shown in Figure 10-33. In the divider 3 charging scheme the device applies 2.7 V and 2.7 V to D+ and D- data lines.




Figure 10-33. Divider 3 Mode

#### 10.4.5.4.3 DCP 1.2-V Charging Scheme

The DCP 1.2-V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The TPS25833-Q1 device supports this scheme in DCP-auto state before the device enters BC1.2 shorted mode. To simulate this charging scheme, the D+ and D– lines are shorted and pulled up to 1.2 V for a fixed duration. Then the device moves to DCP shorted mode as defined in the BC1.2 specification and as shown in Figure 10-34.




Figure 10-34. 1.2-V Mode

#### 10.4.5.5 DCP Auto Mode (TPS25833-Q1 Only)

The TPS25833-Q1 device integrates an auto-detect state machine that supports all DCP charging schemes. The auto-detect state machine starts in the divider 3 scheme. If a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS25833-Q1 device briefly transitions to the 1.2 V mode before entering BC1.2 DCP mode. The auto-detect state machine stays in the 1.2 V or DCP mode until the connected device releases the data line, in which case the auto-detect state machine goes back to the divider 3 scheme. When a divider 3-compliant device is attached, the TPS25833-Q1 device stays in the Divider 3 state.






Figure 10-35. DCP Auto Mode

#### 10.4.6 High-Bandwidth Data-Line Switches (TPS25832-Q1 Only)

The TPS25832-Q1 device passes the DP and DM data lines through the device to enable monitoring and handshaking while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP modes. The EN/UVLO input must be at logic high and UFP must be entered for the data line switches to be enabled.

For more detailed USB2.0 data line consideration and eye diagram test report, please refer to the *How to Improve USB2.0 Eye Diagram using Long USB Cable application report*.

#### Note

- While in CDP mode, the data switches are ON, even during CDP handshaking.
- The data line switches are OFF if EN/UVLO is low.
- The data line switches are OFF during External FET current limit conditions.
- The data line switches are not turned off during VCONN current-limit conditions.
- The data line switches are OFF if UFP mode is not entered.
- The data switches are only for a USB-2.0 differential pair. In the case of a USB-3.0 or 3.1 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPS25832-Q1 device.



### 11 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **11.1 Application Information**

The TPS2583x-Q1 is a step down DC-to-DC regulator and USB charge port controller. The TPS2583x-Q1 is typically used in automotive systems to convert a DC voltage from the vehicle battery to 5-V DC with a maximum output current of 3.5 A. The following design procedure can be used to select components for the TPS2583x-Q1.

#### **11.2 Typical Application**

The TPS2583x-Q1 only requires a few external components to convert from a wide voltage range supply to a 5-V output for powering USB devices. Figure 11-1 shows a basic schematic.




Figure 11-1. Application Circuit

The integrated buck regulator of TPS2583x-Q1 is internally compensated and optimized for a reasonable selection of external inductance and capacitance. The external components have to fulfill the needs of the application, but also the stability criteria of the device control loop. Table 11-2 can be used to simplify the output filter component selection.

#### 11.2.1 Design Requirements

To begin the design process, a few parameters must be known:

- Cable compensation: Total resistance including cable resistance, contact resistance of connectors, TPS2583x-Q1 current sense resistor and external NFET r<sub>DS(on)</sub> (if used). Refer to Figure 10-22 for examples of resistances in an automotive application.
- The maximum continuous output current for the charging port. The minimum current-limit setting of TPS2583x-Q1 device must be higher than this current.



For this example, use the parameters listed in Table 11-1 as the input parameters.

#### Table 11-1. Design Example Parameters

PARAMETER	VALUE
Input Voltage, V <sub>IN</sub>	13.5 V-typical, range from 6 V to 18 V
Output Voltage, V <sub>OUT</sub>	5.1 V
Maximum Output Current I <sub>OUT(MAX)</sub>	3.0 A
Transient Response 0.3 A to 3 A	5%
Output Voltage Ripple	50 mV
Input Voltage Ripple	400 mV
Switching Frequency f <sub>SW</sub>	400 kHz
Cable Resistance for Cable Compensation	300 mΩ
Current Limit by Buck Average	3.3 A

#### Table 11-2. L, and C<sub>OUT</sub> Typical Values

f <sub>SW</sub>	V <sub>OUT</sub> WITHOUT CABLE COMPENSATION	C <sub>IN</sub> + C <sub>HF</sub>	L	CURRENT LIMIT	C <sub>CSP</sub>	C <sub>CSN/OUT</sub>	C <sub>BUS</sub>
400 kHz	5.10 V	1 × 10 µF + 1 × 100 nF	10 µH	Buck Avg	5 × 22 µF	100 nF	1 to 4.7 µF
400 kHz	5.10 V	1 × 10 µF + 1 × 100 nF	10 µH	Ext. NFET	5 × 22 µF	100 nF	1 to 4.7 µF
2100 kHz	5.10 V	1 × 10 µF + 1 × 100 nF	2.2 µH	Buck Avg	2 × 22 µF	100 nF	1 to 4.7 µF

1. Inductance value is calculated based on  $V_{IN}$  = 18 V.

2. All the C<sub>OUT</sub> values are after derating.

#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Output Voltage

The output voltage of TPS2583x-Q1 is internally fixed at 5.10 V. Cable compensation can be used to increase the voltage on the CSN/OUT pin linearly with increasing load current. Refer to *Cable Compensation* for more details on output voltage variation versus load current. If cable compensation is not desired, use a 0  $\Omega$  R<sub>IMON</sub> resistor.

#### 11.2.2.2 Switching Frequency

The recommended switching frequency of the TPS2583x-Q1 is in the range of 300-400 kHz for best efficiency. Choose  $R_{RT}$  = 49.9 k $\Omega$  for 400 kHz operation. To choose a different switching frequency, refer to Table 10-1.

#### 11.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the rated current. The inductance is based on the desired peak-to-peak ripple current  $\Delta i_L$ . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L<sub>MIN</sub>. Use Equation 10 to calculate the minimum value of the output inductor. K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K<sub>IND</sub> should be 20% to 40%. During an instantaneous short or overcurrent operation event, the RMS and peak inductor current can be high. The inductor current rating should be higher than the current limit of the device.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN}MAX} - V_{OUT})}{V_{IN}MAX} \times L \times f_{SW}}$$
(9)

$$L_{MIN} = \frac{V_{IN}MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN}MAX} \times f_{SW}}$$
(10)

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too



low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load could be falsely triggered. It also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose  $K_{IND} = 0.3$ , the minimum inductor value is calculated to be 8.7 µH. Choose the nearest standard 10 µH ferrite inductor with a capability of 4-A RMS current and 6-A saturation current.

#### 11.2.2.4 Output Capacitor Selection

The value of the output capacitor, and its ESR, determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements, rather than the output voltage ripple. Equation 11 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, required to meet a specified load transient.

$$C_{OUT} \geq \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[ (1-D) \cdot (1+K) + \frac{K^2}{12} \cdot (2-D) \right]$$

$$ESR \leq \frac{(2+K) \cdot \Delta V_{OUT}}{2 \cdot \Delta I_{OUT} \left[ 1+K + \frac{K^2}{12} \cdot \left( 1 + \frac{1}{(1-D)} \right) \right]}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$
(11)

where

- $\Delta V_{OUT}$  = output voltage transient
- $\Delta I_{OUT}$  = output current transient
- K = Ripple factor from *Inductor Selection*

Once the output capacitor and ESR have been calculated, Equation 12 can be used to check the peak-to-peak output voltage ripple;  $V_r$ .

$$V_{r} \cong \Delta I_{L} \cdot \sqrt{ESR^{2} + \frac{1}{\left(8 \cdot f_{SW} \cdot C_{OUT}\right)^{2}}}$$
(12)

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

For this example we require a  $\Delta V_{OUT}$  of  $\leq 250$  mV for an output current step of  $\Delta I_{OUT} = 2.7$  A. Equation 11 gives a minimum value of 86 µF and a maximum ESR of 0.08  $\Omega$ . Assuming a 20% tolerance and a 10% bias de-rating, we arrive at a minimum capacitance of 110 µF. This can be achieved with a bank of 5 × 22-µF, 10-V, ceramic capacitors in the 1210 case size. More output capacitance can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases an aluminum electrolytic capacitor can be placed in parallel with the ceramics to help build up the required value of capacitance.

In practice the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and Bode plots are the best way to validate any given design and should always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help to reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing voltage spikes on the output caused by inductor and board parasitics.

Copyright © 2022 Texas Instruments Incorporated



The maximum value of total output capacitance should be limited to about 10 times the design value, or 1000  $\mu$ F, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

#### 11.2.2.5 Input Capacitor Selection

The TPS2583x-Q1 device requires high frequency input decoupling capacitor(s) and a bulk input capacitor, depending on the application. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage ratings are recommended. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. The bulk capacitance selection depends upon a number of factors: long leads from the automotive battery to the IN pin of TPS2583x-Q1, cold or warm engine crank requirements, and so forth. The bulk capacitor is used to dampen voltage spike due to the lead inductance of the cable or the trace. For this design, one 10- $\mu$ F, 50-V, X7R ceramic capacitor is used. A 0.1  $\mu$ F for high-frequency filtering and place it as close as possible to the device pins. Consider adding additional bulk capacitance for operation through low V<sub>IN</sub> warm-crank profiles is required by the vehicle OEM.

#### 11.2.2.6 Bootstrap Capacitor Selection

Every TPS2583x-Q1 design requires a bootstrap capacitor ( $C_{BOOT}$ ). The recommended capacitor is 0.1 µF and rated 10 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

#### 11.2.2.7 VCC Capacitor Selection

The VCC pin is the output of an internal LDO for TPS2583x-Q1. The LDO supplies gate charge to the LS buck switch and is the supply to the digital state-machine and analog USB circuitry. To insure stability of the device, place a minimum of 2.2  $\mu$ F, 10 V, X7R capacitor from this pin to ground. In addition a 0.1  $\mu$ F high frequency decoupling capacitor is highly recommended.

#### 11.2.2.8 Enable and Under Voltage Lockout Set-Point

The system enable and undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . The EN/UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. The following equations can be used to determine the  $V_{IN(ON)}$  and  $V_{IN(OFF)}$  levels.

$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO\_H}} - 1\right) \times R_{ENB}$$
(13)

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO\_HYS}}{V_{EN/UVLO\_H}}\right)$$
(14)

 $V_{IN(ON)} = 6 V$  (user choice)

 $R_{ENB} = 5 k\Omega$  (user choice)

 $R_{ENT} = [(V_{IN(ON)} / V_{EN/UVLO_H}) - 1] \times R_{ENB}$ 

 $R_{ENT} = [(6 V / 1.2 V) - 1] \times 5 k\Omega = 20 k\Omega$ . Choose standard 20 kΩ.

Therefore V<sub>IN(OFF)</sub> = 6 V × [1 - (0.09 V / 1.2 V)] = 5.55 V

#### 11.2.2.9 Current Limit Set-Point

The TPS2583x-Q1 provides an accurate current limit to protect the USB port from overload based upon the values of  $R_{SNS}$ ,  $R_{SET}$  and  $R_{ILIMIT}$ . The design process is the same regardless of whether buck average current limiting or external NFET current limiting is chosen. The only difference is the current limit threshold voltage on the ILIMIT pin.





- R<sub>SNS</sub> is the current sense resistor. The recommended voltage across R<sub>SNS</sub> under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current limiting is desired for I<sub>OUT(MAX)</sub> ≥ 3.3 A, then R<sub>SNS</sub> = 0.05 V / 3.3 A = 0.01515 Ω. Choose a standard value of 15 mΩ.
- R<sub>SET</sub> determines the input current to the transconductance amplifier and current mirror. The amplifier balances the voltage to be equal to that across R<sub>SNS</sub>. Choose a R<sub>SET</sub> value to produce an I<sub>SET</sub> current between 75 180  $\mu$ A at the desired I<sub>OUT(MAX)</sub>. Considering 50 mV across R<sub>SET</sub>, a value of 300  $\Omega$  will provide approximately 166  $\mu$ A of I<sub>SET</sub> current to the amplifier and mirror circuit. Care should be taken to limit the I<sub>SET</sub> current below 200  $\mu$ A to avoid saturating the internal amplifier circuit.
- Buck average current limiting occurs when V<sub>ILIMIT</sub> = 1 V. R<sub>ILIMIT</sub> is calculated as 1 V x 300 Ω / [ 0.5 x (3.3 A x 15 mΩ + 0.7 mV) ] = 11.95 kΩ. A standard 11.8 kΩ value is chosen.

#### 11.2.2.10 Cable Compensation Set-Point

From Table 11-1 the total cable resistance to be accounted for is 300 m $\Omega$ .

- 1. From *Current Limit Set-Point* R<sub>SNS</sub> and R<sub>SET</sub> have been determined as 15 m $\Omega$  and 300  $\Omega$ , respectively.
- 2.  $R_{WIRE} = 300 \text{ m}\Omega$
- 3. ΔV<sub>OUT</sub> = (R<sub>SNS</sub> + R<sub>WIRE</sub>) × I<sub>BUS</sub> = (0.015 + 0.3) × 3 = 1.0395 V
- R<sub>IMON</sub> = (ΔV<sub>OUT</sub> × R<sub>SET</sub> × 2) / (I<sub>BUS</sub> × R<sub>SNS</sub>) = (1.0395 × 300 × 2) / (3.3 × 0.015) = 12.6 kΩ. A standard value of 12.7 kΩ is selected.


#### 11.2.2.11 LD\_DET, POL, and FAULT Resistor Selection

The  $\overline{\text{LD}_\text{DET}}$ ,  $\overline{\text{POL}}$ , and  $\overline{\text{FAULT}}$  pins are open-drain output flags. They can be connected to the TPS2583x-Q1 VCC pin with 100 k $\Omega$  resistors, or connected to another suitable I/O voltage supply if actively monitored by a USB HUB or MCU. They can be left floating if unused.




#### 11.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 10 µH,  $C_{OUT\_CSP}$  = 66 µF,  $C_{OUT\_CSN}$  = 0.1 µF,  $C_{BUS}$  = 1 µF,  $T_A$  = 25 °C.






TPS25832-Q1, TPS25833-Q1 SLVSEH7D – JULY 2019 – REVISED MARCH 2022






#### TPS25832-Q1, TPS25833-Q1 SLVSEH7D – JULY 2019 – REVISED MARCH 2022






#### TPS25832-Q1, TPS25833-Q1


SLVSEH7D - JULY 2019 - REVISED MARCH 2022













### **12 Power Supply Recommendations**

The TPS2583x-Q1 is designed to operate from an input voltage supply range between 6 V and 36 V. This input supply should be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the TPS2583x-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS2583x-Q1, additional bulk capacitance may be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47- $\mu$ F or 100- $\mu$ F electrolytic capacitor is a typical choice.

### 13 Layout

### **13.1 Layout Guidelines**

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI. For more detailed EMC design consideration and test report, please refer to *PCB Layout and Parameters Recommendation for TPS2583X EMC Performance application report* 

- Input capacitor: The input bypass capacitor C<sub>IN</sub> must be placed as close as possible to the IN and PGND pins. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the PGND pin and PAD. A combination of different values and packages of capacitors can help improve the EMC performance (for example: 10µF + 0.1 µF + 2.2nF). Besides, the distance between the input filter section and the output power section must be at least 15mm to prevent the output high-frequency signal from coupling into the input filter. A 10uF cap cross V<sub>IN</sub> and PGND pin on top of SW is suggested for TPS2583x-Q1.
- V<sub>CC</sub> bypass capacitor: Place bypass capacitors for V<sub>CC</sub> close to the VCC pin and ground the bypass capacitor to device ground.
- 3. Use a ground plane in one of the middle layers as noise shielding and heat dissipation path.
- 4. Connect the thermal pad to the ground plane. The QFN package has a thermal pad (PAD) connection that must be soldered down to the PCB ground plane. This pad acts as a heat-sink connection. The integrity of this solder connection has a direct bearing on the total effective R<sub>0JA</sub> of the application.
- 5. Make V<sub>IN</sub>, V<sub>OUT</sub> and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 6. Provide enough PCB area for proper heat sinking. As stated in the section, enough copper area must be used to ensure a low R<sub>0JA</sub>, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper; and no less than one ounce. Use an array of heat-sinking vias to connect the thermal pad (PAD) to the ground plane on the bottom PCB layer. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 7. The SW pin connecting to the inductor should be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) will bring a high current conduction capacity to minimize parasitic resistance, but it will also cause a larger parasitic capacitance. Thus a balance should be found between smaller parasitic resistance and larger parasitic capacitance. And the current path should be kept straight forward to the inductor, otherwise the L-shaped or T-shaped path will make a sudden change of the impedance which causes signal reflection and impacts the performance of EMC. The output capacitors should be placed close to the V<sub>OUT</sub> end of the inductor and closely grounded to PGND pin and exposed PAD. Besides, do not punch vias on SW lines. Using shielded inductors or molded inductors to reduce high-frequency radiation.
- 8. Sense and Set Resistors: The R<sub>SNS</sub> and R<sub>SET</sub> resistors connect to the current sense amplifier inputs at the CSP and CSN/OUT pins. For best current limit and cable compensation accuracy; short, parallel traces give the best performance. If it is not possible to place R<sub>SNS</sub> and R<sub>SET</sub> near the CSP and CSN/OUT pins, it is recommended that the traces from sense resistor be routed in parallel and of similar lengths. A small filter capacitor in parallel with R<sub>SNS</sub> and a small filter capacitor from CSN/OUT to AGND help decouple noise.
- R<sub>ILIMIT</sub> and R<sub>IMON</sub> resistors should be placed as close as possible to the ILIMIT and IMON pins and connected to AGND. If needed, these components can be placed on the bottom side of the PCB with signals routed through small vias.



- 10. Trace routing of DP\_IN, DM\_IN, DP\_OUT, and DM\_OUT: Route these traces as micro-strips with nominal differential impedance of 90 Ω. Minimize the use of vias in the high-speed data lines. Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities.
- 11. Keep the CC lines close to the same length. Do not create stubs or test points on the CC lines.
- 12. POL, LD\_DET, FAULT and THERM\_WARN (TPS25831-Q1) are open-drain outputs. They can be connected to the VCC pin via pull-up resistors. Suggested resistor value is 100 kΩ.
- 13. The area enclosed by current loop of input side and output side should be as small as possible; the area enclosed by the BOOT circuit should be as small as possible.
- 14. Power ground PGND and the signal ground AGND should be separated in the actual PCB layout.

### 13.2 Ground Plane and Thermal Considerations

It is recommended to use one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The PGND pins should be connected to the ground plane using vias right next to the bypass capacitors. PGND pin is connected to the source of the internal LS switch. The PGND net contains noise at switching frequency and may bounce due to load variations. PGND trace, as well as VIN and SW traces, should be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and should be used for sensitive routes. AGND and PGND should be connected under the QFN package PAD.

It is recommended to provide adequate device heat sinking by utilizing the PAD of the IC as the primary thermal path. Use a minimum 2 row, 2 column "+" array of 12 mil thermal vias to connect the PAD to the system ground plane heat sink. The vias should be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of, 2 oz / 1 oz / 1 oz / 2 oz. Four layer boards with enough copper thickness provide low current conduction impedance, proper shielding and lower thermal resistance.

The thermal characteristics of the TPS2583x-Q1 are specified using the parameter  $\theta_{JA}$ , which characterize the junction temperature of silicon to the ambient temperature in a specific system. Although the value of  $\theta_{JA}$  is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one may use the following relationship:

$$T_J = P_D \times \theta_{JA} + T_A$$

where

 $T_{J}$  = Junction temperature in °C

 $P_D = V_{IN} \times I_{IN} \times (1 - Efficiency) - 1.1 \times I_{OUT}^2 \times DCR$  in Watt

DCR = Inductor DC parasitic resistance in  $\Omega$ 

 $\theta_{JA}$  = Junction to ambient thermal resistance of the device in °C/W

T<sub>A</sub> = Ambient temperature in °C

 $\theta_{JA}$  is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.

(15)



### 13.3 Layout Example




Figure 13-1. Layout



### 14 Device and Documentation Support

#### **14.1 Documentation Support**

#### 14.1.1 Related Documentation

- Texas Instruments, How to Pass MFi Overcurrent Protection Test With USB Charger and Switch Device application report
- Texas Instruments, How to Improve USB2.0 Eye Diagram using Long USB Cable application report
- Texas Instruments, PCB Layout and Parameters Recommendation for TPS2583X EMC Performance application report

#### 14.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 14.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 14.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

USB Type-C<sup>®</sup> is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

#### 14.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 14.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS25832QCWRHBRQ1	ACTIVE	VQFN	RHB	32	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25832	Samples
TPS25832QWRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25832	Samples
TPS25832QWRHBTQ1	ACTIVE	VQFN	RHB	32	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25832	Samples
TPS25833QCWRHBRQ1	ACTIVE	VQFN	RHB	32	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T25833	Samples
TPS25833QWRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25833	Samples
TPS25833QWRHBTQ1	ACTIVE	VQFN	RHB	32	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25833	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

31-Mar-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25832QCWRHBRQ1	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS25832QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25832QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25833QCWRHBRQ1	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS25833QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25833QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Jun-2022



All differisions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25832QCWRHBRQ1	VQFN	RHB	32	5000	367.0	367.0	35.0
TPS25832QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25832QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0
TPS25833QCWRHBRQ1	VQFN	RHB	32	5000	367.0	367.0	35.0
TPS25833QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25833QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0


# **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RHB0032R**



# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# RHB0032R

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# RHB0032R

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# RHB0032AA



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# RHB0032AA

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# RHB0032AA

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated