
HIGH-SPEED 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM

Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 9/12/15ns (max.)
- Industrial: 12ns (max.)
- Low-power operation
 - IDT709089/79S
 Active: 950mW (typ.)
 - Standby: 5mW (typ.) – IDT709089/79L Active: 950mW (typ.)
 - Standby: 1mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pin
- Counter enable and reset features

Functional Block Diagram

- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 4ns setup to clock and 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 9ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 15ns cycle time, 66.7MHz operation in the Pipelined output mode
- TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information



3242 drw

NOTE:


1. A15x is a NC for IDT709079.

FEBRUARY 2016

Description:

The IDT709089/79 is a high-speed 64/32K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709089/79 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 950mW of power.

Pin Configuration^(1,2,3)



- 1. A15x is a NC for IDT709079.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	\overline{CE}_{0R} , CE1R	Chip Enables
R/WL	R/₩R	Read/Write Enable
OEL	0 Er	Output Enable
A0L - A15L ⁽¹⁾	A0r - A15r ⁽¹⁾	Address
1/Ool - 1/07l	I/O0r - I/O7r	Data Input/Output
CLK∟	CLKR	Clock
ADSL	ADSR	Address Strobe
CNTEN L		Counter Enable
CNTRST L	CNTRST R	Counter Reset
FT /PIPEL	FT /PIPER	Flow-Through/Pipeline
V	сс	Power
GI	ND	Ground

NOTE:

3242 tbl 01

1. A15x is a NC for IDT709079.

Truth Table I— Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK		CE1	R∕₩	I/O0-7	Mode
Х	Ŷ	Н	х	х	High-Z	Deselected
Х	Ŷ	х	L	х	High-Z	Deselected
х	Ŷ	L	Н	L	Din	Write
L	Ŷ	L	Н	Н	Dout	Read
Н	х	L	Н	х	High-Z	Outputs Disabled
						3242 tbl 02

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS		CNTRST	I/O ⁽³⁾	MODE
An	х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dro (n)	External Address Used
х	An	An + 1	\uparrow	Н	L ⁽⁵⁾	Н	Di/O(n+1)	Counter Enabled—Internal Address generation
х	An + 1	An + 1	\uparrow	н	Н	Н	Di/O(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
х	х	A0	Ŷ	х	Х	L ⁽⁴⁾	Di/O(0)	Counter Reset to Address 0

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_0 and $\overline{OE} = VIL$; CE1 and R/ $\overline{W} = VIH$.

3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. $\overline{\text{ADS}}$ is independent of all other signals including $\overline{\text{CE}}_0$ and CE1.

5. The address counter advances if $\overline{\text{CNTEN}} = V \parallel$ on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_0$ and CE1.

5640 tbl 03

Min.

4.5

0

2.2

-0.5(2)

Тур.

5.0

0

Max.

5.5

0

6.0⁽¹⁾

0.8

Recommended DC Operating

Parameter

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Commercial	0° C to +70 $^{\circ}$ C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

3242 tbl 04

3242 tbl 0

3242 tbl 06

V 3242 tbl 05

Unit V

٧

٧

NOTES:

1. VTERM must not exceed Vcc + 10%.

Conditions

Symbol

Vcc

GND

Vн

VIL

2. VIL \geq -1.5V for pulse width less than 10ns.

Supply Voltage

Input High Voltage

Input Low Voltage

Ground

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	٥°C
Тѕтс	Storage Temperature	-65 to +150	٦°
Tjn	Junction Temperature	+150	٦°
Ιουτ	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc+ 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾

$(TA = +25 \degree C, f = 1.0 M Hz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF
				3242 tbl 07

NOTES:

- 1. These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			709089	9/79S/L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, VIN = 0V to Vcc	_	10	μA
LO	Output Leakage Current	\overline{CE}_0 = VIH or CE1 = VIL, VOUT = 0V to VCC		10	μA
Vol	Output Low Voltage	IoL = +4mA	_	0.4	V
Vон	Output High Voltage	lон = -4mA	2.4		V

NOTE:

1. At Vcc < 2.0V input leakages are undefined.

3242 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾ ($Vcc = 5V \pm 10\%$)

						9/79X9 I Only	Co)/79X12 om'l Ind	709089 Com'l	/79X15 Only	
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ICC	Dynamic Operating Current	CEL and CER= VIL Outputs Disabled	COM'L	S L	210 210	390 350	200 200	345 305	190 190	325 285	mA
	(Both Ports Active)	$f = fMAX^{(1)}$	IND	S L			200 200	380 340			
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$ f = fMAX ⁽¹⁾	COM'L	S L	50 50	135 115	50 50	110 90	50 50	110 90	mA
	Level Inputs)		IND	S L			50 50	125 105			
ISB2	Standby Current (One Port - TTL	$\label{eq:constraint} \begin{array}{ c c } \hline \hline C \overline E^* A^* = V \mathbb{I} \mbox{ and } \\ \hline C \overline E^* B^* = V \mathbb{H}^{(3)} \\ \hline Active \mbox{ Port Outputs } \\ \hline Disabled, \mbox{ f=fMAX}^{(1)} \end{array}$	COM'L	S L	140 140	270 240	130 130	230 200	120 120	220 190	mA
	Level Inputs)		IND	S L			130 130	245 215			
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CER} and $\overline{CEL} \ge VCC - 0.2V$	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
	CMOS Level Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{VCC} - 0.2 \text{V} \text{ or} \\ \text{VIN} \leq 0.2 \text{V}, \ \text{f} = 0^{(2)} \end{array} $	IND	S L			1.0 0.2	15 5			
ISB4	Full Standby Current (One Port -	$\frac{\overline{CE}}{CE} = 4 - 20 \text{ and}$	COM'L	S L	130 130	245 225	120 120	205 185	110 110	195 175	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, Active Port Outputs Disabled, f = fMAX ⁽¹⁾	IND	S L			120 120	220 200			

NOTES:

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. Vcc = 5V, TA = 25° C for Typ, and are not production tested. Icc Dc(f=0) = 150mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}0x = VIL$ and CE1x = VIH

 $\overline{CE}x = VIH$ means $\overline{CE}0x = VIH$ or CE1x = VIL

 $\overline{CE}x \leq$ 0.2V means $\overline{CE}_{0}x \leq$ 0.2V and CE1x \geq Vcc $\,$ - 0.2V

 $\overline{CE}x \geq Vcc~$ - 0.2V means $\overline{CE}ox \geq Vcc~$ - 0.2V or $CE_{1}x \leq 0.2V$

"X" represents "L" for left port or "R" for right port.

6. 'X' in part numbers indicate power (S or L).


3242 tbl 09

^{1.} At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3242 tbl 10










Figure 2. Output Test Load (For tCKLZ, tCKHZ, tOLZ, and tOHZ). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (Vcc = 5V ± 10%)

			9/79X9 I Only	Co)/79X12 m'l Ind		9/79X15 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽²⁾	25		30		35		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	15		20		25		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	12		12		12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12		12		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	6		8		10		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	6		8		10		ns
tR	Clock Rise Time		3		3		3	ns
tF	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	4		4		4		ns
tha	Address Hold Time	1		1		1		ns
tsc	Chip Enable Setup Time	4		4	_	4		ns
tHC	Chip Enable Hold Time	1		1		1		ns
tsw	$R\overline{W}$ Setup Time	4		4		4		ns
tHW	$R\overline{W}$ Hold Time	1		1		1		ns
tSD	Input Data Setup Time	4		4		4		ns
thd	Input Data Hold Time	1		1		1		ns
tsad	ADS Setup Time	4		4		4		ns
thad	ADS Hold Time	1		1		1		ns
tSCN	CNTEN Setup Time	4		4		4		ns
thon	CNTEN Hold Time	1		1		1		ns
tSRST	CNTRST Setup Time	4		4		4		ns
thrst	CNTRST Hold Time	1		1		1		ns
tOE	Output Enable to Data Valid		9		12		15	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		ns
toнz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		20		25		30	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		9		12		15	ns
tDC	Data Output Hold After Clock High	2		2		2		ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port I	Delay	•						
tcwdd	Write Port Clock High to Read Data Delay		35		40		50	ns
tccs	Clock-to-Clock Setup Time		15		15		20	ns


3242 tbl 11

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


2. The Pipelined output parameters (tcvc2, tcD2) apply to either or both left and right ports when \overline{FT} /PIPE = VIH. Flow-through parameters (tcvc1, tcD1) apply when \overline{FT} /PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).




Timing Waveform of Read Cycle for Pipelined Output $(\overline{FT}/PIPE^*X^* = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = V_{IL}$ and $\overline{CNTRST} = V_{IH}$.
- 4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ following the next rising edge of clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow -Through Read^(6,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709089/79 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpd.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcc1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".


Timing Waveform with Port-to-Port Flow -Through $Read^{(1,2,3,5)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 3. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwDD.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcc1. tcwbb does not apply in this case.
- 5. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".




Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. <u>Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.</u>
- 3. \overline{CE}_0 and \overline{ADS} = VIL; CE1 and \overline{CNTRST} = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.




Timing Waveform of Flow -Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and \overline{ADS} = VIL; CE1 and \overline{CNTRST} = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow -Through Read with Address Counter Advance⁽¹⁾




NOTES:


1. \overline{CE}_0 and $\overline{OE} = VIL$; CE1, R/ \overline{W} , and $\overline{CNTRST} = VIH$.

2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow -Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



- 1. $\overline{\text{CE}}_0$ and $R/\overline{W} = V_{IL}$; CE1 and $\overline{\text{CNTRST}} = V_{IH}$.
- 2. $\overline{CE}_0 = V_{IL}$; $CE_1 = V_{IH}$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
 Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

IDT709089/79S/L

Industrial and Commercial Temperature Range

Functional Description

The IDT709089/79 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on CE₀ or a LOW on CE₁ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709089/79's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE}_0 LOW and CE₁ HIGH to reactivate the outputs.

Depth and Width Expansion


The IDT709089/79 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709089/79 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



NOTE:

1. A15 is for IDT709089, A14 is for IDT709079.



NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your sales office.

Ordering Information for Flow -through Devices

Old Flow-through Part	New Combined Part
70908S/L20	709089S/L9
70908S/L25	709089S/L12
70908S/L30	709089S/L15

3242 tbl 12

Datasheet Document History

1/12/99:		Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Added additional notes to pin configurations
6/7/99:	Page 15	Added Depth and Width Expansion note Changed drawing format
11/10/99:	Page 4	Deleted note 6 for Table II Replaced IDT logo

Datasheet Document History (con't)

12/22/99:	Page 1	Removed "Separate upper-byte" line
1/12/00:		Combined Pipelined 709089 family and Flow-through 70908 family offerings into one data sheet
		Changed ±200mV in waveform notes to 0mV
		Added corresponding part chart with ordering information
2/18/00:	Pages 8 & 9	Changed ±220mV waveform notes to 0mV
	Page 9	Changed "Operation" in heading to "Pipelined Output", fixed drawing 08
	0	Removed PGA package
5/24/00:	Page 3	Changed information in Truth Table II
	Page 4	Increased storage temperature parameters
		Clarified TA parameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
		Added Industrial Temperature Ranges and removed related notes
01/10/02:	Page 2	Added date revision for pin configuration
0.,.0,01	Page 5 & 7	Removed industrial temp from column headings and values for 15ns from AC & DC Electrical Characteristics
	Page 16	Removed industrial offering from 15ns ordering info and added industrial temp footnote
	Page 1 & 17	Replaced IDT ™ logo with ® logo
06/21/04:	Tage Ta Tr	Consolidated multiple devices into one datasheet
00/21/04.		Removed Preliminary status from datasheet
	Page 4	Added Junction Temperature to Absolute Maximum Ratings Table
	Faye 4	
	Daga 5	Added Ambient Temperature footnote
	Page 5	Added 6ns & 7ns speed DC timing numbers to the DC Electrical Characteristics Table
	Page 8	Added 6ns & 7ns speed AC timing numbers to the AC Electrical Characteristics Table
	Page 17	Added 6ns & 7ns speed grades to ordering information
		Added IDT Clock Solution Table
01/00/00	Page 1 & 18	Replaced old [®] logo with new ™ logo
01/29/09:	Page 17	Removed "IDT" from orderable part number
07/26/10:	Page 1	Added green parts availability to features
	Page 17	Added green indicator to ordering information
	Page 8	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range
		values located in the table, the commercial TA header note has been removed
	Pages 9-13	In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes with
		the CNTEN logic definition found in Truth Table II - Address Counter Control
05/28/15:	Page 1	Updated speed offerings and cycle time in Features
	Page 2	Removed IDT in reference to fabrication
	Page 2	Removed date for the 100-PIN TQFP configuration
	Page 2 & 16	The package code PN100-1 changed to PN100 to match standard package codes
	Page 5	Removed X6 and X7 speed grades from the DC Elec Chars table and combined X9, X12 & X15 speed
		grades into one DC Elec Chars table
	Page 6	Corrected typo in the Typical Output Derating drawing
	Page 7	Removed X6 and X7 speed grades from the AC Elec Chars table
	Page 16	Added Tape and Reel indicator to, removed X6 & X7 speed grades and updated the commercial and
		industrial offerings in Ordering Information
	Page 16	Removed the IDT Clock Solution table
02/22/16:	Page 2	Changed diagram for the PN100 pin configuration by rotating the pin1 orientation counter clockwise by
		90 degrees for accurate representation of the part and added the black dot as the pin 1 indicator
		Added the IDT logo to the pin configuration and changed the text to be in alignment with new diagram
		marking specs and rotated the pin names on the vertical sides to an upright position
		Updated footnote references for the PN100 pin configuration



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.