

# **LAN9117**

# **High Performance Single-Chip 10/100 Non-PCI Ethernet Controller**

## **PRODUCT FEATURES Datasheet Datasheet Datasheet**

## **Highlights**

- Member of LAN9118 Family;optimized for mediumhigh performance applications
- Easily interfaces to most 16-bit embedded CPU's
- Efficient architecture with low CPU overhead
- Integrated PHY; supports external PHY via MII interface
- Supports audio & video streaming over Ethernet: 1-2 high-definition (HD) MPEG2 streams
- Medium-high speed member of LAN9118 Family (all members are pin-compatible)

## **Target Applications**

- Medium-range Cable, satellite, and IP set-top boxes
- Digital video recorders and DVD recorders/players
- High definition televisions
- Digital media clients/servers and home gateways
- Video-over IP Solutions, IP PBX & video phones
- Wireless routers & access points
- High-end audio distribution systems

### **Key Benefits**

- Non-PCI Ethernet Controler for medium-high performance applications
	- $-$  16-bit interface with fast bus cycle times
	- ó Burst-mode read support
	- External MII Interface
- Eliminates dropped packets
	- Internal buffer memory can store over 200 packets
	- Supports automatic or host-triggered PAUSE and backpressure flow control
- Minimizes CPU overhead
	- ó Supports Slave-DMA
	- Interrupt Pin with Programmable Hold-off timer
- Reduces system cost and increases design flexibility
	- SRAM-like interface easily interfaces to most embedded CPU's or SoC's
	- Low-cost, low--pin count non-PCI interface for embedded designs
- Reduced Power Modes
	- Numerous power management modes
	- Wake on  $LAN*$
	- Magic packet wakeup\*
	- Wakeup indicator event signal
	- Link Status Change
- Single chip Ethernet controller
	- ó Fully compliant with IEEE 802.3/802.3u standards
	- $-$  Integrated Ethernet MAC and PHY
	- 10BASE-T and 100BASE-TX support
	- Full- and Half-duplex support
	- Full-duplex flow control
	- $-$  Backpressure for half-duplex flow control
	- Preamble generation and removal
	- Automatic 32-bit CRC generation and checking
	- Automatic payload padding and pad removal
	- Loop-back modes
- Flexible address filtering modes
	- One 48-bit perfect address
	- ó 64 hash-filtered multicast addresses
	- ó Pass all multicast
	- ó Promiscuous mode
	- ó Inverse filtering
	- Pass all incoming with status report
	- Disable reception of broadcast packets
- Integrated Ethernet PHY
	- Auto-negotiation
	- Automatic polarity detection and correction
- High-Performance host bus interface
	- ó Simple, SRAM-like interface
	- 16-bit data bus
	- $-$  Large, 16Kbyte FIFO memory that can be allocated to RX or TX functions
	- One configurable host interrupt
- Miscellaneous features
	- Low profile 100-pin TQFP package; green, lead free package also availaible
	- $-$  Integral 1.8V regulator
	- General Purpose Timer
	- $-$  Support for optional EEPROM
	- ó Support for 3 status LEDs multiplexed with Programmable GPIO signals
- 3.3V Power Supply with 5V tolerant I/O
- 0 to 70<sup>°</sup>C
- \* **Third-party brands and names are the property of their respective owners.**



# **ORDER NUMBER(S): LAN9117-MD FOR 100 PIN, TQFP PACKAGE LAN9117-MT FOR 100 PIN, TQFP PACKAGE (GREEN, LEAD-FREE)**



80 Arkay Drive Hauppauge, NY 11788 (631) 435-6000 FAX (631) 273-3123

Copyright © SMSC 2005. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSCís website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.** 

**IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** 



# **Table of Contents**







[3.13.2 TX Command Format . 48](#page-47-1) [3.13.3 TX Data Format . 50](#page-49-0)











# **List of Figures**









# <span id="page-8-0"></span>**Chapter 1 General Description**

The LAN9117 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9117 has been specifically architected to provide the highest performance possible for any 16-bit application. The LAN9117 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant.

The LAN9117 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors exposing a 16-bit external bus. The LAN9117 includes large transmit and receive data FIFOs with a high-speed host bus interface to accommodate high bandwidth, high latency applications. In addition, the LAN9117 memory buffer architecture allows the most efficient use of memory resources by optimizing packet granularity.

### **Applications**

The LAN9117 is well suited for many medium-high-performance embedded applications, including:

- Medium-range cable, satellite and IP set-top boxes
- High-end audio distribution systems
- Digital video recorders
- DVD Recorders/Players
- High-definition televisions
- Digital media clients/servers
- Home gateways

The LAN9117 also supports features which reduce or eliminate packet loss. Its internal 16-KByte SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9117 can automatically generate flow control packets to the remote node, or assert back-pressure on the remote node by generating network collisions.

The LAN9117 supports numerous power management and wakeup features. The LAN9117 can be placed in a reduced power mode and can be programmed to issue an external wake signal via several methods, including "Magic Packet", "Wake on LAN" and "Link Status Change". This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command.





**Figure 1.1 System Block Diagram Utilizing the SMSC LAN9117**

<span id="page-9-0"></span>The SMSC LAN9117 integrated 10/100 MAC/PHY controller is a peripheral chip that performs the function of translating parallel data from a host controller into Ethernet packets. The LAN9117 Ethernet MAC/PHY controller is designed and optimized to function in an embedded environment. All communication is performed with programmed I/O transactions using the simple SRAM-like host interface bus.

The diagram shown above, describes a typical system configuration of the LAN9117 in a typical embedded environment.

The LAN9117 is a general purpose, platform independent, Ethernet controller. The LAN9117 consists of four major functional blocks. The four blocks are:

- 10/100 Ethernet PHY
- 10/100 Ethernet MAC
- RX/TX FIFOs
- Host Bus Interface (HBI)



# <span id="page-10-0"></span>**1.1 Internal Block Overview**

This section provides an overview of each of these functional blocks as shown in [Figure 1.2, "Internal](#page-10-3) [Block Diagram".](#page-10-3)



**Figure 1.2 Internal Block Diagram**

## <span id="page-10-3"></span><span id="page-10-1"></span>**1.2 10/100 Ethernet PHY**

The LAN9117 integrates an IEEE 802.3 physical layer for twisted pair Ethernet applications. The PHY can be configured for either 100 Mbps (100Base-TX) or 10 Mbps (10Base-T) Ethernet operation in either full or half duplex configurations. The PHY block includes auto-negotiation.

Minimal external components are required for the utilization of the Integrated PHY.

# <span id="page-10-2"></span>**1.3 10/100 Ethernet MAC**

The transmit and receive data paths are separate within the MAC allowing the highest performance especially in full duplex mode. The data paths connect to the PIO interface Function via separate busses to increase performance. Payload data as well as transmit and receive status is passed on these busses.

A third internal bus is used to access the MAC's Control and Status Registers (CSR's). This bus is accessible from the host through the PIO interface function.

On the backend, the MAC interfaces with the internal 10/100 PHY through a the MII (Media Independent Interface) port internal to the LAN9117. The MAC CSR's also provides a mechanism for accessing the PHY's internal registers through the internal SMI (Serial Management Interface) bus.

The Ethernet MAC can also communicate with an external PHY. This mode however, is optional.

The MAC Interface Layer (MIL), within the MAC, contains a 2K Byte transmit and a 128 Byte receive FIFO which is separate from the TX and RX FIFOs. The FIFOs within the MAC are not directly





accessible from the host interface. The differentiation between the TX/RX FIFO memory buffers and the MAC buffers is that when the transmit or receive packets are in the MAC buffers, the host no longer can control or access the TX or RX data. The MAC buffers (both TX and RX) are in effect the working buffers of the Ethernet MAC logic. In the case of reception, the data must be moved first to the RX FIFOs for the host to access the data.

# <span id="page-11-0"></span>**1.4 Receive and Transmit FIFOs**

The Receive and Transmit FIFOs allow increased packet buffer storage to the MAC. The FIFOs are a conduit between the host interface and the MAC through which all transmitted and received data and status information is passed. Deep FIFOs allow a high degree of latency tolerance relative to the various transport and OS software stacks thus reducing or minimizing overrun conditions. Like the MAC, the FIFOs have separate receive and transmit data paths. In addition, the RX and TX FIFOs are configurable in size, allowing increased flexibility.

# <span id="page-11-1"></span>**1.5 Interrupt Controller**

The LAN9117 supports a single programmable interrupt. The programmable nature of this interrupt allows the user the ability to optimize performance dependent upon the application requirement. Both the polarity and buffer type of the interrupt pin are configurable for the external interrupt processing. The interrupt line can be configured as an open-drain output to facilitate the sharing of interrupts with other devices. In addition, a programmable interrupt de-assertion interval is provided.

# <span id="page-11-2"></span>**1.6 GPIO Interface**

A 3-bit GPIO and 2-bit GPO (Multiplexed on the EEPROM and LED Pins) interface is included in the LAN9117. It is accessible through the host bus interface via the CSRs. The GPIO signals can function as inputs, push-pull outputs and open drain outputs. The GPIO's (GPO's are not configurable) can also be configured to trigger interrupts with programmable polarity.

# <span id="page-11-3"></span>**1.7 Serial EEPROM Interface**

A serial EEPROM interface is included in the LAN9117. The serial EEPROM is optional and can be programmed with the LAN9117 MAC address. The LAN9117 can optionally load the MAC address automatically after power-on.

# <span id="page-11-4"></span>**1.8 Power Management Controls**

The LAN9117 supports comprehensive array of power management modes to allow use in power sensitive applications. Wake on LAN, Link Status Change and Magic Packet detection are supported by the LAN9117. An external PME (Power Management Event) interrupt is provided to indicate detection of a wakeup event.

# <span id="page-11-5"></span>**1.9 General Purpose Timer**

The general-purpose timer has no dedicated function within the LAN9117 and may be programmed to issue a timed interrupt.

# <span id="page-11-6"></span>**1.10 Host Bus Interface (SRAM Interface)**

The host bus interface provides a FIFO interface for the transmit and receive data paths, as well as an interface for the LAN9117 Control and Status Registers (CSR's).



The host bus interface is the primary bus for connection to the embedded host system. This interface models an asynchronous SRAM. TX FIFO, RX FIFO, and CSR's are accessed through this interface. Programmed I/O transactions are supported.

The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits wide. The LAN9117 can be interfaced to either Big-Endian or Little-Endian processors.

The host bus data Interface is responsible for host address decoding and data bus steering. The host bus interface handles the 16 to 32-bit conversion. Additionally, when Big Endian mode is selected, the data path to the internal controller registers will be reorganized accordingly.

# <span id="page-12-0"></span>**1.11 External MII Interface**

The LAN9117 also supports the ability to interface to an external PHY device. This interface is compatible with all IEEE 802.3 MII compliant physical layer devices. For additional information on the MII interface and associated signals, please refer to [Section 3.12, "MII Interface - External MII](#page-42-3) [Switching," on page 43](#page-42-3) for more information.

# <span id="page-13-0"></span>**Chapter 2 Pin Description and Configuration**

**SMSC** 



<span id="page-13-1"></span>**Figure 2.1 Pin Configuration**



<span id="page-14-0"></span>

## **Table 2.1 Host Bus Interface Signals**

## **Table 2.2 Default Ethernet Settings**

<span id="page-14-1"></span>

<span id="page-15-0"></span>![](_page_15_Picture_226.jpeg)

# **Table 2.3 LAN Interface Signals**

## **Table 2.4 Serial EEPROM Interface Signals**

<span id="page-15-1"></span>![](_page_15_Picture_227.jpeg)

![](_page_16_Picture_1.jpeg)

![](_page_16_Picture_199.jpeg)

<span id="page-16-0"></span>![](_page_16_Picture_200.jpeg)

![](_page_17_Picture_0.jpeg)

![](_page_17_Picture_291.jpeg)

![](_page_17_Picture_292.jpeg)

![](_page_18_Picture_1.jpeg)

![](_page_18_Picture_123.jpeg)

![](_page_18_Picture_124.jpeg)

<span id="page-18-0"></span>Note 2.1 Please refer to the SMSC application note AN 12.5 titled "Designing with the LAN9118 -Getting Started". It is also important to note that this application note applies to the whole SMSC LAN9118 family of Ethernet controllers. However, subtle differences may apply.

![](_page_19_Picture_0.jpeg)

<span id="page-19-0"></span>![](_page_19_Picture_256.jpeg)

## **Table 2.6 MII Interface Signals**

![](_page_20_Picture_1.jpeg)

## **Table 2.6 MII Interface Signals (continued)**

<b>PIN</b> NO.	<b>NAME</b>	<b>SYMBOL</b>	<b>BUFFER</b> <b>TYPE</b>	<b>NUM</b> <b>PINS</b>	<b>DESCRIPTION</b>
31	Management Data Clock	<b>MDC</b>	O8 (PD)		Management Data Clock: When $SML \times SL = 1$ , this pin is the MII management data clock. When SMI SEL=0, this pin is driven low. See Note 2.2.
					See Section 5.3.9, Note: "HW CFG-Hardware Configuration Register" for more information on SMI SEL.

**Note 2.2** The external SMI port is selected when SMI\_SEL = 1. When SMI\_SEL = 0, MDIO is tristated and MDC is driven low.

# <span id="page-20-2"></span><span id="page-20-0"></span>**2.1 Buffer Types**

## **Table 2.7 Buffer Types**

<span id="page-20-1"></span>![](_page_20_Picture_175.jpeg)

# <span id="page-21-0"></span>**Chapter 3 Functional Description**

# <span id="page-21-1"></span>**3.1 10/100 Ethernet MAC**

**SMSC** 

The Ethernet Media Access controller (MAC) incorporates the essential protocol requirements for operating an Ethernet/IEEE 802.3-compliant node and provides an interface between the host subsystem and the internal Ethernet PHY. The MAC can operate in either 100-Mbps or 10-Mbps mode.

The MAC operates in both half-duplex and full-duplex modes. When operating in half-duplex mode, the MAC complies fully with Section 4 of ISO/IEC 8802-3 (ANSI/IEEE standard) and ANSI/IEEE 802.3 standards. When operating in full-duplex mode, the MAC complies with IEEE 802.3x full-duplex operation standard.

The MAC provides programmable enhanced features designed to minimize host supervision, bus utilization, and pre- or post-message processing. These features include the ability to disable retries after a collision, dynamic FCS (Frame Check Sequence) generation on a frame-by-frame basis, automatic pad field insertion and deletion to enforce minimum frame size attributes, and automatic retransmission and detection of collision frames.

The MAC can sustain transmission or reception of minimally-sized back-to-back packets at full line speed with an interpacket gap (IPG) of 9.6 microseconds for 10 Mbps and 0.96 microseconds for 100 Mbps.

The primary attributes of the MAC Function are:

- Transmit and receive message data encapsulation
- Framing (frame boundary delimitation, frame synchronization)
- Error detection (physical medium transmission errors)
- Media access management
- Medium allocation (collision detection, except in full-duplex operation)
- Contention resolution (collision handling, except in full-duplex operation)
- Flow control during full-duplex mode
- Decoding of control frames (PAUSE command) and disabling the transmitter
- Generation of control frames
- Interface to the internal PHY and optional external PHYI

The transmit and receive data paths are separate within the LAN9117 from the MAC to host interface allowing the highest performance, especially in full duplex mode. Payload data as well as transmit and receive status are passed on these busses.

A third internal bus is used to access the MAC's "Control and Status Registers" (CSR's). This bus is also accessible from the host.

On the backend, the MAC interfaces with the 10/100 PHY through an MII (Media Independent Interface) port, internal to the LAN9117. In addition, there is an external MII interface supporting optional PHY devices. The MAC CSR's also provide a mechanism for accessing the PHY's internal registers through the internal SMI (Serial Management Interface) bus.

The receive and transmit FIFOs allow increased packet buffer storage to the MAC. The FIFOs are a conduit between the host interface and the MAC through which all transmitted and received data and status information is passed. Deep FIFOs allow a high degree of latency tolerance relative to the various transport and OS software stacks reducing and minimizing overrun conditions. Like the MAC, the FIFOs have separate receive and transmit data paths.

The LAN9117 can store up to 250 Ethernet packets utuilizing FIFOs, totaling 16K bytes, with a packet granularity of 4 bytes. This memory is shared by the RX and TX blocks and is configurable in terms of allocation. This depth of buffer storage minimizes or eliminates receive overruns.

![](_page_21_Picture_25.jpeg)

![](_page_22_Picture_1.jpeg)

## <span id="page-22-0"></span>**3.2 Flow Control**

The LAN9117 Ethernet MAC supports full-duplex flow control using the pause operation and control frame. It also supports half-duplex flow control using back pressure.

## <span id="page-22-1"></span>**3.2.1 Full-Duplex Flow Control**

The pause operation inhibits data transmission of data frames for a specified period of time. A Pause operation consists of a frame containing the globally assigned multicast address (01-80-C2-00-00-01), the PAUSE opcode, and a parameter indicating the quantum of slot time (512 bit times) to inhibit data transmissions. The PAUSE parameter may range from 0 to 65,535 slot times. The Ethernet MAC logic, on receiving a frame with the reserved multicast address and PAUSE opcode, inhibits data frame transmissions for the length of time indicated. If a Pause request is received while a transmission is in progress, then the pause will take effect after the transmission is complete. Control frames are received and processed by the MAC and are passed on.

The MAC also transmits control frames (pause command) via both hardware and software control. The software driver requests the MAC to transmit a control frame and gives the value of the PAUSE time to be used in the control frame. The MAC Function constructs a control frame with the appropriate values set in all the different fields (as defined in the 802.3x specification) and transmits the frame to the MII interface. The transmission of the control frame is not affected by the current state of the Pause timer value that is set because of a recently received control frame.

## <span id="page-22-2"></span>**3.2.2 Half-Duplex Flow Control (Backpressure)**

In half-duplex mode, back pressure is used for flow control. Whenever the receive buffer/FIFO becomes full or crosses a certain threshold level, the MAC starts sending a Jam signal. The MAC transmit logic enters a state at the end of current transmission (if any), where it waits for the beginning of a received frame. Once a new frame starts, the MAC starts sending the Jam signal, which will result in a collision. After sensing the collision, the remote station will back off its transmission. The MAC continues sending the jam to make other stations defer transmission. The MAC only generates this collision-based back pressure when it receives a new frame, in order to avoid any late collisions.

## <span id="page-22-3"></span>**3.2.3 Virtual Local Area Network (VLAN)**

VLAN is a means to form a "broadcast domain" without restriction on the physical or geographical location on the members of that domain. VLAN can be implemented in any number of different factors, such as:

- Physical port
- MAC address
- Layer-3 unicast address
- Multicast address
- Date/time in combination with MAC address, etc.

An example of a VLAN is depicted in [Figure 3.1, "VLAN Topology".](#page-23-0) It demonstrates the freedom from physical constraint on the network, and the ability to divide a single switched network into a smaller broadcast domain.

Moreover, VLAN offers a number of other advantages, such as:

**Configurability:** Changes to an existing VLAN can be made on the network administrative level, rather than on the hardware level. A member of a VLAN can thus change its MAC address or its port and still be a member of the same VLAN. Extra routing is not necessary.

**Security:** VLAN can improve security by demanding a predefined authentication before admitting a new member to the domain.

![](_page_23_Picture_1.jpeg)

**Network efficiency:** Allows shielding one system resource from traffic not meant for that resource. A workstation in one VLAN is shielded from traffic on another VLAN, increasing that workstationís efficiency.

**Broadcast containment:** Leakage of broadcast frames from one VLAN to another is prevented.

![](_page_23_Figure_5.jpeg)

**Figure 3.1 VLAN Topology**

<span id="page-23-0"></span>When the members of a VLAN are not located on the same physical medium, the VLAN uses a tag to help it determine how to forward the frame from one member to another. The tag structure was proprietary until the IEEE released a supplement to 802.3 defining the VLAN frame structure, including the tag. This new frame structure for VLAN is depicted in [Figure 3.2, "VLAN Frame".](#page-24-0)

![](_page_24_Picture_1.jpeg)

![](_page_24_Figure_3.jpeg)

**Figure 3.2 VLAN Frame**

<span id="page-24-0"></span>The MAC Function recognizes transmitted and received frames tagged with either one-level or twolevel VLAN IDs. The MAC compares the thirteenth and fourteenth bytes of transmit and receive frames to the contents of both the one-level VLAN tag register and the two-level VLAN tag register. If a match is found, the MAC Function identifies the frame as either a one- or two-level VLAN frame, depending on where the match was found. Upon recognizing that a frame has a VLAN tag, counter thresholds are adjusted to account for the extra bytes that the VLAN tag adds to the frame. The maximum length of the good packet is thus changed from 1518 bytes to 1522 bytes.

![](_page_25_Picture_1.jpeg)

# <span id="page-25-0"></span>**3.3 Address Filtering Functional Description**

The Ethernet address fields of an Ethernet Packet, consists of two 6-byte fields: one for the destination address and one for the source address. The first bit of the destination address signifies whether it is a physical address or a multicast address.

The LAN9117 address check logic filters the frame based on the Ethernet receive filter mode that has been enabled. Filter modes are specified based on the state of the control bits in [Table 3.1, "Address](#page-25-4) [Filtering Modes",](#page-25-4) which shows the various filtering modes used by the Ethernet MAC Function. These bits are defined in more detail in the "MAC Control Register". Please refer to [Section 5.4.1,](#page-96-2) "MAC\_CR—MAC Control Register," on page 97 for more information on this register.

If the frame fails the filter, the Ethernet MAC function does not receive the packet. The host has the option of accepting or ignoring the packet.

<span id="page-25-4"></span>![](_page_25_Picture_173.jpeg)

## **Table 3.1 Address Filtering Modes**

# <span id="page-25-1"></span>**3.4 Filtering Modes**

## <span id="page-25-2"></span>**3.4.1 Perfect Filtering**

This filtering mode passes only incoming frames whose destination address field exactly matches the value programmed into the MAC Address High register and the MAC address low register. The MAC address is formed by the concatenation of the above two registers in the MAC CSR Function.

## <span id="page-25-3"></span>**3.4.2 Hash Only Filtering**

This type of filtering checks for incoming Receive packets with either multicast or physical destination addresses, and executes an imperfect address filtering against the hash table.

During imperfect hash filtering, the destination address in the incoming frame is passed through the CRC logic and the upper six bits of the CRC register are used to index the contents of the hash table. The hash table is formed by merging the register's multicast hash table high and multicast hash table low in the MAC CSR Function to form a 64-bit hash table. The most significant bit determines the register to be used (High/Low), while the other five bits determine the bit within the register. A value of 00000 selects Bit 0 of the multicast hash table low register and a value of 11111 selects Bit 31 of the multicast hash table high register.

![](_page_26_Picture_1.jpeg)

### **3.4.2.1 Hash Perfect Filtering**

In hash perfect filtering, if the received frame is a physical address, the LAN9117 Packet Filter block perfect-filters the incoming frame's destination field with the value programmed into the MAC Address High register and the MAC Address Low register. If the incoming frame is a multicast frame, however, the LAN9117 packet filter function performs an imperfect address filtering against the hash table.

The imperfect filtering against the hash table is the same imperfect filtering process described in the "Hash Only Filtering" section above.

### **3.4.2.2 Inverse Filtering**

In inverse filtering, the LAN9117 Packet Filter Block accepts incoming frames with a destination address not matching the perfect address (i.e., the value programmed into the MAC Address High register and the MAC Address Low register in the CRC block and rejects frames with destination addresses matching the perfect address.

For all filtering modes, when MCPAS is set, all multicast frames are accepted. When the PRMS bit is set, all frames are accepted regardless of their destination address. This includes all broadcast frames as well.

## <span id="page-26-0"></span>**3.5 Wake-up Frame Detection**

Setting the Wake-Up Frame Enable bit (WUEN) in the "WUCSR—Wake-up Control and Status Register", places the LAN9117 MAC in the wake-up frame detection mode. In this mode, normal data reception is disabled, and detection logic within the MAC examines receive data for the preprogrammed wake-up frame patterns. The LAN9117 can be programmed to notify the host of the wakeup frame detection with the assertion of the host interrupt (IRQ) or assertion of the power managment event signal (PME). Upon detection, the Wake-Up Frame Received bit (WUFR) in the WUCSR is set. When the host clears the WUEN bit the LAN9117 will resume normal receive operation.

Before putting the MAC into the wake-up frame detection state, the host must provide the detection logic with a list of sample frames and their corresponding byte masks. This information is written into the Wake-up Frame Filter register (WUFF). Please refer to Section 5.4.11, "WUFF-Wake-up Frame [Filter," on page 105](#page-104-2) for additional information on this register.

The MAC supports four programmable filters that support many different receive packet patterns. If remote wake-up mode is enabled, the remote wake-up function receives all frames addressed to the MAC. It then checks each frame against the enabled filter and recognizes the frame as a remote wakeup frame if it passes the wakeup frame filter register's address filtering and CRC value match.

In order to determine which bytes of the frames should be checked by the CRC module, the MAC uses a programmable byte mask and a programmable pattern offset for each of the four supported filters.

The patternís offset defines the location of the first byte that should be checked in the frame. Since the destination address is checked by the address filtering Function, the pattern offset is always greater than 12.

The byte mask is a 31-bit field that specifies whether or not each of the 31 contiguous bytes within the frame, beginning in the pattern offset, should be checked. If bit j in the byte mask is set, the detection logic checks byte offset +j in the frame. In order to load the Wake-up Frame Filter register, the host LAN driver software must perform eight writes to the Wake-up Frame Filter register (WUFF). The Diagram shown in [Table 3.2, "Wake-Up Frame Filter Register Structure"](#page-27-0) below, shows the wakeup frame filter register's structure.

- **Note 3.1** Wake-up frame detection can be performed when LAN9117 is in the D0 or D1 power states. In the D0 state, wake-up frame detection is enabled when the WUEN bit is set.
- **Note 3.2** Wake-up frame detection, as well as Magic Packet detection, is always enabled and cannot be disabled when the device enters the D1 state.

![](_page_27_Picture_0.jpeg)

## **Table 3.2 Wake-Up Frame Filter Register Structure**

<span id="page-27-0"></span>![](_page_27_Picture_159.jpeg)

The Filter i Byte Mask defines which incoming frame bytes Filter i will examine to determine whether or not this is a wake-up frame. [Table 3.3](#page-27-1), describes the byte mask's bit fields.

### **Table 3.3 Filter i Byte Mask Bit Definitions**

<span id="page-27-1"></span>![](_page_27_Picture_160.jpeg)

The Filter i command register controls Filter i operation. [Table 3.4](#page-27-2) shows the Filter I command register.

### **Table 3.4 Filter i Command Bit Definitions**

<span id="page-27-2"></span>![](_page_27_Picture_161.jpeg)

The Filter i Offset register defines the offset in the frame's destination address field from which the frames are examined by Filter i. [Table 3.5](#page-28-1) describes the Filter i Offset bit fields.

![](_page_28_Picture_1.jpeg)

## **Table 3.5 Filter i Offset Bit Definitions**

<span id="page-28-1"></span>![](_page_28_Picture_154.jpeg)

The Filter i CRC-16 register contains the CRC-16 result of the frame that should pass Filter i.

[Table 3.6](#page-28-2) describes the Filter i CRC-16 bit fields.

### **Table 3.6 Filter i CRC-16 Bit Definitions**

<span id="page-28-2"></span>![](_page_28_Picture_155.jpeg)

## <span id="page-28-0"></span>**3.5.1 Magic Packet Detection**

Setting the Magic Packet Enable bit (MPEN) in the "WUCSR—Wake-up Control and Status Register", places the LAN9117 MAC in the "Magic Packet" detection mode. In this mode, normal data reception is disabled, and detection logic within the MAC examines receive data for a Magic Packet. The LAN9117 can be programmed to notify the host of the "Magic Packet" detection with the assertion of the host interrupt (IRQ) or assertion of the power managment event signal (PME). Upon detection, the Magic Packet Received bit (MPR) in the WUCSR is set. When the host clears the MPEN bit the LAN9117 will resume normal receive operation. Please refer to Section 5.4.12, "WUCSR-Wake-up [Control and Status Register," on page 106](#page-105-3) for additional information on this register

In Magic Packet mode, the Power Management Logic constantly monitors each frame addressed to the node for a specific Magic Packet pattern. It checks only packets with the MAC's address or a broadcast address to meet the Magic Packet requirement. The Power Management Logic checks each received frame for the pattern 48h FF\_FF\_FF\_FF\_FF\_FF after the destination and source address field.

Then the Function looks in the frame for 16 repetitions of the MAC address without any breaks or interruptions. In case of a break in the 16 address repetitions, the PMT Function scans for the 48'hFF\_FF\_FF\_FF\_FF\_FF pattern again in the incoming frame.

The 16 repetitions may be anywhere in the frame but must be preceded by the synchronization stream. The device will also accept a multicast frame, as long as it detects the 16 duplications of the MAC address. If the MAC address of a node is 00h 11h 22h 33h 44h 55h, then the MAC scans for the following data sequence in an Ethernet: Frame.

![](_page_29_Picture_1.jpeg)

Destination Address Source Address ..............FF FF FF FF FF FF FF 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

ÖCRC

It should be noted that Magic Packet detection can be performed when LAN9117 is in the D0 or D1 power states. In the D0 state, "Magic Packet" detection is enabled when the MPEN bit is set. In the D1 state, Magic Packet detection, as well as wake-up frame detection, are automatically enabled when the device enters the D1 state.

# <span id="page-29-0"></span>**3.6 Host Bus Operations**

## <span id="page-29-1"></span>**3.6.1 Bus Writes**

The host processor is required to perform two contiguous 16-bit writes to complete a single DWORD transfer. This DWORD must begin and end on a DWORD address boundary (A[2] and higher, cannot change during a sixteen bit write). No ordering requirements exist. The processor can access either the low or high word first, as long as the next write is performed to the other word. If a write to the same word is performed, the LAN9117 disregards the transfer.

## <span id="page-29-2"></span>**3.6.2 Bus Reads**

The host processor is required to perform two consecutive 16-bit reads to complete a single DWORD transfer. This DWORD must begin and end on a DWORD address boundary (A[2] and higher, cannot change during a sixteen bit read). No ordering requirements exist. The processor can access either the low or high word first, as long as the next read is performed from the other word. If a read to the same word is performed, the data read is invalid and should be re-read. This is not a fatal error. The LAN9117 will reset its read counters and restart a new cycle on the next read.

# <span id="page-29-3"></span>**3.7 Big and Little Endian Support**

The SMSC LAN9117 supports "Big-Endian" or "Little-Endian" processors with 16-bit bus interfaces. To support big-endian processors, the hardware designer must explicitly invert the layout of the byte lanes. The big-endian register must be set correctly following [Table 3.7, "Byte Lane Mapping"](#page-30-3).

Additionally, please refer to Section 5.3.17, "ENDIAN—Endian Control," on page 89 for additional information on status indication on Endian modes.

![](_page_30_Picture_1.jpeg)

<span id="page-30-3"></span>![](_page_30_Picture_184.jpeg)

### **Table 3.7 Byte Lane Mapping**

# <span id="page-30-0"></span>**3.8 General Purpose Timer (GP Timer)**

The General Purpose Timer is a programmable block that can be used to generate periodic host interrupts. The resolution of this timer is 100uS.

The GP Timer loads the GPT\_CNT Register with the value in the GPT\_LOAD field and begins counting down when the TIMER\_EN bit is set to a '1.' On a reset, or when the TIMER\_EN bit changes from set '1' to cleared '0,' the GPT\_CNT field is initialized to FFFFh. The GPT\_CNT register is also initialized to FFFFh on a reset. Software can write the pre-load value into the GPT\_LOAD field at any time; e.g., before or after the TIMER\_EN bit is asserted. The GPT Enable bit TIMER\_EN is located in the GPT\_CFG register.

Once enabled, the GPT counts down either until it reaches 0000h or until a new pre-load value is written to the GPT\_LOAD field. At 0000h, the counter wraps around to FFFFh, asserts the GPT interrupt status bit and the IRQ signal if the GPT\_INT\_EN bit is set, and continues counting. The GPT interrupt status bit is in the INT\_STS Register. The GPT\_INT hardware interrupt can only be set if the GPT\_INT\_EN\_bit is set. GPT\_INT is a sticky bit (R/WC); i.e., once the GPT\_INT bit is set, it can only be cleared by writing a '1' to the bit.

# <span id="page-30-1"></span>**3.9 EEPROM Interface**

LAN9117 can optionally load its MAC address from an external serial EEPROM. If a properly configured EEPROM is detected by LAN9117 at power-up, hard reset or soft reset, the ADDRH and ADDRL registers will be loaded with the contents of the EEPROM. If a properly configured EEPROM is not detected, it is the responsibility of the host LAN Driver to set the IEEE addresses.

The LAN9117 EEPROM controller also allows the host system to read, write and erase the contents of the Serial EEPROM. The EEPROM controller supports most "93C46" type EEPROMs configured for 128 x 8-bit operation.

## <span id="page-30-2"></span>**3.9.1 MAC Address Auto-Load**

On power-up, hard reset or soft reset, the EEPROM controller attempts to read the first byte of data from the EEPROM (address 00h). If the value A5h is read from the first address, then the EEPROM controller will assume that an external Serial EEPROM is present. The EEPROM controller will then access the next EEPROM byte and send it to the MAC Address register byte 0 (ADDRL[7:0]). This process will be repeated for the next five bytes of the MAC Address, thus fully programming the 48 bit MAC address. Once all six bytes have been programmed, the "MAC Address Loaded" bit is set in the E2P\_CMD register. A detailed explanation of the EEPROM byte ordering with respect to the MAC address is given in Section 5.4.3, "ADDRL—MAC Address Low Register," on page 100.

![](_page_30_Picture_15.jpeg)

![](_page_31_Picture_1.jpeg)

If an 0xA5h is not read from the first address, the EEPROM controller will end initialization. It is then the responsibility of the host LAN driver software to set the IEEE address by writing to the MACís ADDRH and ADDRL registers.

The host can initiate a reload of the MAC address from the EEPROM by issuing the RELOAD command via the E2P command (E2P\_CMD) register. If the first byte read from the EEPROM is not A5h, it is assumed that the EEPROM is not present, or not programmed, and the MAC address reload will fail. The "MAC Address Loaded" bit indicates a successful reload of the MAC address.

## <span id="page-31-0"></span>**3.9.2 EEPROM Host Operations**

After the EEPROM controller has finished reading (or attempting to read) the MAC after power-on, hard reset or soft reset, the host is free to perform other EEPROM operations. EEPROM operations are performed using the E2P\_CMD and E2P data (E2P\_DATA) registers. Section 5.3.23, "E2P\_CMD – [EEPROM Command Register," on page 94](#page-93-1) provides an explanation of the supported EEPROM operations.

If the EEPROM operation is the "write location" (WRITE) or "write all" (WRAL) commands, the host must first write the desired data into the E2P\_DATA register. The host must then issue the WRITE or WRAL command using the E2P\_CMD register by setting the EPC\_CMD field appropriately. If the operation is a WRITE, the EPC\_ADDR field in E2P\_CMD must also be set to the desired location. The command is executed when the host sets the EPC\_BSY bit high. The completion of the operation is indicated when the EPC\_BSY bit is cleared.

If the EEPROM operation is the "read location" (READ) operation, the host must issue the READ command using the E2P\_CMD with the EPC\_ADDR set to the desired location. The command is executed when the host sets the EPC\_BSY bit high. The completion of the operation is indicated when the EPC\_BSY bit is cleared, at which time the data from the EEPROM may be read from the E2P\_DATA register.

Other EEPROM operations are performed by writing the appropriate command to the EPC\_CMD register. The command is executed when the host sets the EPC\_BSY bit high. The completion of the operation is indicated when the EPC\_BSY bit is cleared. In all cases the host must wait for EPC\_BSY to clear before modifying the E2P\_CMD register.

**Note:** The EEPROM device powers-up in the erase/write disabled state. To modify the contents of the EEPROM the host must first issue the EWEN command.

If an operation is attempted, and an EEPROM device does not respond within 30mS, the LAN9117 will timeout, and the EPC timeout bit (EPC TO) in the E2P CMD register will be set.

[Figure 3.3, "EEPROM Access Flow Diagram"](#page-32-0) illustrates the host accesses required to perform an EEPROM Read or Write operation.

![](_page_32_Picture_1.jpeg)

![](_page_32_Figure_3.jpeg)

### **Figure 3.3 EEPROM Access Flow Diagram**

<span id="page-32-0"></span>The host can disable the EEPROM interface through the GPIO CFG register. When the interface is disabled, the EEDIO and ECLK signals can be used as general-purpose outputs, or they may be used to monitor internal MII signals.

### **3.9.2.1 Supported EEPROM Operations**

The EEPROM controller supports the following EEPROM operations under host control via the E2P CMD register. The operations are commonly supported by "93C46" EEPROM devices. A description and functional timing diagram is provided below for each operation. Please refer to the E2P\_CMD register description in Section 5.3.23, "E2P\_CMD - EEPROM Command Register," on [page 94](#page-93-1) for E2P\_CMD field settings for each command.

**ERASE (Erase Location):** If erase/write operations are enabled in the EEPROM, this command will erase the location selected by the EPC Address field (EPC\_ADDR). The EPC\_TO bit is set if the EEPROM does not respond within 30ms.

![](_page_33_Picture_1.jpeg)

![](_page_33_Figure_3.jpeg)

**Figure 3.4 EEPROM ERASE Cycle**

<span id="page-33-0"></span>**ERAL (Erase All):** If erase/write operations are enabled in the EEPROM, this command will initiate a bulk erase of the entire EEPROM.The EPC\_TO bit is set if the EEPROM does not respond within 30ms.

![](_page_33_Figure_6.jpeg)

<span id="page-33-1"></span>**Figure 3.5 EEPROM ERAL Cycle**

![](_page_34_Picture_1.jpeg)

**EWDS (Erase/Write Disable):** After issued, the EEPROM will ignore erase and write commands. To re-enable erase/write operations issue the EWEN command.

![](_page_34_Figure_4.jpeg)

![](_page_34_Figure_5.jpeg)

<span id="page-34-0"></span>**EWEN (Erase/Write Enable):** Enables the EEPROM for erase and write operations. The EEPROM will allow erase and write operations until the "Erase/Write Disable" command is sent, or until power is cycled.

**Note:** The EEPROM device will power-up in the erase/write-disabled state. Any erase or write operations will fail until an Erase/Write Enable command is issued.

![](_page_34_Figure_8.jpeg)

<span id="page-34-1"></span>**Figure 3.7 EEPROM EWEN Cycle**

![](_page_35_Picture_1.jpeg)

**READ (Read Location):** This command will cause a read of the EEPROM location pointed to by EPC Address (EPC\_ADDR). The result of the read is available in the E2P\_DATA register.

![](_page_35_Figure_4.jpeg)

![](_page_35_Figure_5.jpeg)

<span id="page-35-0"></span>**WRITE (Write Location):** If erase/write operations are enabled in the EEPROM, this command will cause the contents of the E2P\_DATA register to be written to the EEPROM location selected by the EPC Address field (EPC\_ADDR). The EPC\_TO bit is set if the EEPROM does not respond within 30ms.

<span id="page-35-1"></span>![](_page_35_Figure_7.jpeg)

**Figure 3.9 EEPROM WRITE Cycle**


**WRAL (Write All):** If erase/write operations are enabled in the EEPROM, this command will cause the contents of the E2P\_DATA register to be written to every EEPROM memory location. The EPC\_TO bit is set if the EEPROM does not respond within 30ms.



### **Figure 3.10 EEPROM WRAL Cycle**

[Table 3.8, "Required EECLK Cycles"](#page-36-0), shown below, shows the number of EECLK cycles required for each EEPROM operation.

<span id="page-36-0"></span>

### **Table 3.8 Required EECLK Cycles**

#### **3.9.2.2 MAC Address Reload**

The MAC address can be reloaded from the EEPROM via a host command to the E2P\_CMD register. If a value of 0xA5h is not found in the first address of the EEPROM, the EEPROM is assumed to be un-programmed and MAC Address Reload operation will fail. The "MAC Address Loaded" bit indicates a successful load of the MAC address. The EPC\_LOAD bit is set after a successful reload of the MAC address.

#### **3.9.2.3 EEPROM Command and Data Registers**

Refer to Section 5.3.23, "E2P\_CMD – EEPROM Command Register," on page 94 and [Section 5.3.24,](#page-95-0) "E2P\_DATA – EEPROM Data Register," on page 96 for a detailed description of these registers. Supported EEPROM operations are described in these sections.

#### **3.9.2.4 EEPROM Timing**

Refer to [Section 6.9, "EEPROM Timing," on page 124](#page-123-0) for detailed EEPROM timing specifications.



# **3.10 Power Management**

LAN9117 supports power-down modes to allow applications to minimize power consumption. The following sections describe these modes.

# **3.10.1 System Description**

Power is reduced to various modules by disabling the clocks as outlined in Table 3.9, "Power Management States," on page 39. All configuration data is saved when in either of the two low power states. Register contents are not affected unless specifically indicated in the register description.

# **3.10.2 Functional Description**

There is one normal operating power state, D0 and there are two power saving states: D1, and D2. Upon entry into either of the two power saving states, only the PMT\_CTRL register is accessible for read operations. In either of the power saving states the READY bit in the PMT\_CTRL register will be cleared. Reads of any other addresses are forbidden until the READY bit is set. All writes, with the exception of the wakeup write to BYTE\_TEST, are also forbidden until the READY bit is set. Only when in the D0 (Normal) state, when the READY bit is set, can the rest of the device be accessed.

**Note 3.3** The LAN9117 must always be read at least once after power-up, reset, or upon return from a power-saving state, otherwise write operations will not function.

In system configurations where the PME signal is shared amongst multiple devices, the WUPS field within the PMT\_CTRL register can be read to determine which LAN9117 device is driving the PME signal.

When the LAN9117 is in a power saving state (D1 or D2), a write cycle to the BYTE\_TEST register will return the LAN9117 to the D0 state. Table 7.1, "Power Consumption Device Only," on page 126 and Table 7.2, "Power Consumption Device and System Components," on page 127, shows the power consumption values for each power state.

**Note 3.4** When the LAN9117 is in a power saving state, a write of any data to the BYTE\_TEST register will wake-up the device. DO NOT PERFORM WRITES TO OTHER ADDRRESSES while the READY bit in the PMT\_CTRL register is cleared.

#### **3.10.2.1 D1 Sleep**

Power consumption is reduced in this state by disabling clocks to portions of the internal logic as shown in [Table 3.9.](#page-38-0) In this mode the clock to the internal PHY and portions of the MAC are still operational. This state is entered when the host writes a '01' to the PM\_MODE bits in the Power Management (PMT\_CTRL) register. The READY bit in PMT\_CTRL is cleared when entering the D1 state.

Wake-up frame and Magic Packet detection are automatically enabled in the D1 state. If properly enabled via the WOL\_EN and PME\_EN bits, the LAN9117 will assert the PME hardware signal upon the detection of the wake-up frame or magic packet. The LAN9117 can also assert the host interrupt (IRQ) on detection of a wake-up frame or magic packet. Upon detection, the WUPS field in PMT\_CTRL will be set to a 10b.

- **Note 3.5** The PME interrupt status bit (PME\_INT) in the INT STS register is set regardless of the setting of PME\_EN.
- **Note 3.6** Wake-up frame and Magic Packet detection is automatically enabled when entering the D1 state. For wake-up frame detection, the wake-up frame filter must be programmed before entering the D1 state (see [Section 3.5, "Wake-up Frame Detection," on page 27](#page-26-0)). If used, the host interrupt and PME signal must be enabled prior to entering the D1 state.

A write to the BYTE\_TEST register, regardless of whether a wake-up frame or Magic Packet was detected, will return LAN9117 to the D0 state and will reset the PM\_MODE field to the D0 state. As noted above, the host is required to check the READY bit and verify that it is set before attempting any other reads or writes of the device.





**Note 3.7** The host must do only read accesses prior to the ready bit being set.

Once the READY bit is set, the LAN9117 is ready to resume normal operation. At this time the WUPS field can be cleared.

#### **3.10.2.2 D2 Sleep**

In this state, as shown in [Table 3.9](#page-38-0), all clocks to the MAC and host bus are disabled, and the PHY is placed in a reduced power state. To enter this state, the EDPWRDOWN bit in register 17 of the PHY (Mode Control/Status register) must be set. This places the PHY in the Energy Detect mode. The PM\_MODE bits in the PMT\_CTRL register must then be set to 10b. Upon setting the PM\_MODE bits, the LAN9117 will enter the D2 sleep state. The READY bit in PMT\_CTRL is cleared when entering the D<sub>2</sub> state.

**Note 3.8** If carrier is present when this state is entered detection will occur immediately.

If properly enabled via the ED\_EN and PME\_EN bits, LAN9117 will assert the PME hardware signal upon detection of a valid carrier. Upon detection, the WUPS field in PMT\_CTRL will be set to a 01b.

**Note 3.9** The PME interrupt status bit on the INT\_STS register (PME\_INT) is set regardless of the setting of PME\_EN.

A write to the BYTE\_TEST register, regardless of whether a carrier was detected, will return LAN9117 to the D0 state and will reset the PM\_MODE field to the D0 state. As noted above, the host is required to check the READY bit and verify that it is set before attempting any other reads or writes of the device. Before LAN9117 is fully awake from this state the EDPWRDOWN bit in register 17 of the PHY must be cleared in order to wake the PHY. Do not attempt to clear the EDPWRDOWN bit until the READY bit is set. After clearing the EDPWRDOWN bit the LAN9117 is ready to resume normal operation. At this time the WUPS field can be cleared.

<span id="page-38-0"></span>

#### **Table 3.9 Power Management States**





#### **3.10.2.3 Power Managment Event Indicators**

[Figure 3.11](#page-39-0) is a simplified block diagram of the logic that controls the external PME, and internal pme\_interrupt signals. The pme\_interrupt signal is used to set the PME\_INT status bit in the INT\_STS register, which, if enabled, will generate a host interrupt upon detection of a power management event. The PME\_INT status bit in INT\_STS will remain set until the internal pme\_interrupt signal is cleared by clearing the WUPS bits, or by clearing the corresponding WOL\_EN or ED\_EN bit. After clearing the internal pme interrupt signal, the PME\_INT status bit may be cleared by writing a '1' to this bit in the INT\_STS register. It should be noted that the LAN9117 can generate a host interrupt regardless of the state of the PME\_EN bit, or the external PME signal.

The external PME signal can be setup for pulsed, or static operation. When the PME\_IND bit in the PMT\_CTRL register is set to a '1', the external PME signal will be driven active for 50ms upon detection of a wake-up event. When the PME\_IND bit is cleared, the PME signal will be driven continously upon detection of a wake-up event. The PME signal is deactivated by clearing the WUPS bits, or by clearing the corresponding WOL\_EN or ED\_EN bit. The PME signal can also be deactivated by clearing the PME\_EN bit.





# <span id="page-39-0"></span>**3.10.3 Internal PHY Power-Down modes**

There are 2 power-down modes for the internal Phy:

#### **3.10.3.1 General Power-Down**

This power-down is controlled by register 0, bit 11. In this mode the internal PHY, except the management interface, is powered-down and stays in that condition as long as Phy register bit 0.11 is HIGH. When bit 0.11 is cleared, the PHY powers up and is automatically reset. Please refer to [Section](#page-106-0) [5.5.1, "Basic Control Register," on page 107](#page-106-0) for additional information on this register.



#### **3.10.3.2 Energy Detect Power-Down**

This power-down mode is activated by setting the Phy register bit 17.13 to 1. Please refer to [Section](#page-110-0) [5.5.8, "Mode Control/Status," on page 111](#page-110-0) for additional information on this register. In this mode when no energy is present on the line, the PHY is powered down, with th exception of the management interface, the SQUELCH circuit and the ENERGYON logic. The ENERGYON logic is used to detect the presence of valid energy from 100Base-TX, 10Base-T, or Auto-negotiation signals

In this mode, when the ENERGYON signal is low, the PHY is powered-down, and nothing is transmitted. When energy is received - link pulses or packets - the ENERGYON signal goes high, and the PHY powers-up. It automatically resets itself into the state it had prior to power-down, and asserts the INT7.1 bit of the register defined in [Section 5.5.11, "Interrupt Source Flag," on page 113](#page-112-0). If the ENERGYON interrupt is enabled, this event will cause an interrupt to the host. The first and possibly the second packet to activate ENERGYON may be lost.

When 17.13 is low, energy detect power-down is disabled.

# **3.11 Detailed Reset Description**

The LAN9117 has five reset sources:

- Power-On Reset (POR)
- Hardware Reset Input Pin (nRESET)
- Soft Reset (SRST)
- PHY Soft Reset via PMT\_CTRL bit 10 (PHY\_RST)
- PHY Soft Reset via PHY Basic Control Register (PHY REG 0.15)

[Table 3.10](#page-40-1) shows the effect of the various reset sources on the LAN9117's circuitry.

<span id="page-40-1"></span>

#### **Table 3.10 PHY Reset Sources and Effected Circuitry**

<span id="page-40-2"></span>**Note 3.10** After any PHY reset, the application must wait until the "Link Status" bit in the PHY's "Basic Status Registerî (PHY Reg. 1.2) is set before attempting to transmit or receive data.

<span id="page-40-3"></span>**Note 3.11** After a POR, nRESET or SRST, the LAN9117 will automatically check for the presence of an external EEPROM. After any of these resets the application must verify that the EPC Busy Bit (E2P\_CMD, bit 31) is cleared before attempting to access the EEPROM, or change the function of the GPO/GPIO signals, or before modifying the ADDRH or ADDRL registers in the MAC.

<span id="page-40-0"></span>**Note 3.12** HBI - "Host Bus Interface", NASR - Not affected by software reset



# **3.11.1 Power-On Reset (POR)**

A Power-On reset occurs whenever power is initially applied to the LAN9117, or if power is removed and reapplied to the LAN9117. A timer within the LAN9117 will assert the internal reset for approximately 22ms. The READY bit in the PMT\_CTRL register can be read from the host interface and will read back a '0' until the POR is complete. Upon completion of the POR, the READY bit in PMT\_CTRL is set high, and the LAN9117 can be configured via its control registers.

**APPLICATION NOTE:** Under normal conditions, the READY bit in PMT\_CTRL will be set (high -î1î) after an internal reset (22ms). If the software driver polls this bit and it is not set within 100ms, then an error condition occurred.

# **3.11.2 Hardware Reset Input (nRESET)**

A hardware reset will occur when the nRESET input signal is driven low. The READY bit in the PMT\_CTRL register can be read from the host interface, and will read back a '0' until the hardware reset is complete. Upon completion of the hardware reset, the READY bit in PMT\_CTRL is set high.

After the "READY" bit is set, the LAN9117 can be configured via its control registers. The nRESET signal is pulled-high internally by the LAN9117 and can be left unconnected if unused. If used, nRESET must be driven low for a minimum period as defined in [Section 6.8, "Reset Timing," on page 124](#page-123-1).

APPLICATION NOTE: Under normal conditions, the READY bit in PMT\_CTRL will be set (high -"1") immediately. If the software driver polls this bit and it is not set within 100ms, then an error condition occurred.

# **3.11.3 Resume Reset Timing**

After issuing a write to the BYTE\_TEST register to wake the LAN9117 from a power-down state, the READY bit in PMT\_CTRL will assert (set High) within 2ms.

**APPLICATION NOTE:** Under normal conditions, the READY bit in PMT\_CTRL will be set (high -î1î) within 2 ms. If the software driver polls this bit and it is not set within 100ms, then an error condition occurred.

# **3.11.4 Soft Reset (SRST)**

Soft reset is initiated by writing a '1' to bit 0 of the HW\_CFG register (SRST). This self-clearing bit will return to '0' after approximately 2  $\mu$ s, at which time the Soft Reset is complete. Soft reset does not clear control register bits marked as NASR.

APPLICATION NOTE: Under normal conditions, the READY bit in PMT\_CTRL will be set (high -"1") immediately, (within 2µs). If the software driver polls this bit and it is not set within 100ms, then an error condition occurred.

# **3.11.5 PHY Reset Timing**

The following sections and tables specify the operation and time required for the internal PHY to become operational after various resets or when returning from the reduced power state.

### **3.11.5.1 PHY Soft Reset via PMT\_CTRL bit 10 (PHY\_RST)**

The PHY soft reset is initiated by writing a '1' to bit 10 of the PMT\_CTRL register (PHY\_RST). This self-clearing bit will return to '0' after approximately 100 µs, at which time the PHY reset is complete.

### **3.11.5.2 PHY Soft Reset via PHY Basic Control Register (PHY Reg. 0.15)**

The PHY Reg. 0.15 Soft Reset is initiated by writing a '1' to bit 15 of the PHY's Basic Control Register. This self-clearing bit will return to '0' at which time the PHY reset is complete.







# **3.12 MII Interface - External MII Switching**

There are two mechanisms that are used to switch between the internal PHY and the external MII port.

- A LAN driver or other software controlled mechanism is used to control the PHY\_CLK\_SEL[1:0] bits described in Section 5.3.9, "HW\_CFG—Hardware Configuration Register" that provides glitchfree MII clock switching. This mechanism allows the host processor to disable (gate) the RX\_CLK and TX\_CLK clocks from both the internal PHY and the external MII port, and switch the clock sources once they have stopped. After switching the clocks, the LAN9117 transmitter and receiver can be re-enabled.
- A simple multiplexor that, with the exception of the SMI bus and the MII clocks, will switch the remaining MII signals. This multiplexor is controlled by the EXT\_PHY\_EN bit described in Section 5.3.9, "HW\_CFG-Hardware Configuration Register"

# **3.12.1 SMI Switching**

The Serial Management Interface (SMI) port can be switched between the internal PHY and external MII ports based on the settings of the SMI\_SEL bit described in Section 5.3.9, "HW\_CFG—Hardware [Configuration Register"](#page-79-0). The SMI port can be switched independent of the setting of the other MII signals.

**APPLICATION NOTE:** The user is cautioned to not switch the SMI port while an SMI transaction is in progress.

# **3.12.2 MII Clock Switching**

The LAN9117 supports dynamic switching between the integrated internal PHY and the external MII port which can connect to an external MII compatible Ethernet PHY device.

The remaining MII signals, with the exception of the SMI port, are switched using a simple multiplexor controlled by the EXT\_PHY\_SEL bit described in Section 5.3.9, "HW\_CFG—Hardware Configuration [Register"](#page-79-0). It is required that the MII clocks be disabled before the other MII signals are switched.

The steps outlined in the flow diagram in [Figure 3.12, "MII Switching Procedure",](#page-44-0) detail the required procedure for switching the MII port, including the MII clocks. These steps must be followed in order to guarantee clean switching of the MII ports.

Using the SMI interface, both the internal PHY, and the external PHY must be placed in a stable state. For each device generating a TX\_CLK or RX\_CLK, this clock must be stable and glitch-free before the switch can be made. If either device is not generating a TX\_CLK or RX CLK, this clock must remain off until the switch is complete. In either case the TX\_CLK and RX\_CLK must be stable and glitch-free for the device that will be selected after the switch. The following must be done prior to a switch:

- The LAN9117 Transmitter must be halted.
- The halting of the LAN9117 transmitter must be complete
- The LAN9117 Receiver must be halted.
- The halting of the LAN9117 receiver must be complete.
- The PHY\_CLK\_SEL field must be set to 10b. This action will disable the MII clocks to the LAN9117 internal logic for both the internal PHY, and the external MII interface.
- The host must wait a period of time not less than 5 cycles of the slowest operating clock before executing the next step in this procedure.
- **APPLICATION NOTE:** For example, if the internal PHY was operating in 10Mbs mode, and the external PHY was operating at 100Mbs mode, the internal PHY's TX\_CLK and RX\_CLK period is the longest, and will determine the required wait-time. In this case the TX\_CLK and RX\_CLK period for the internal PHY is 400ns, therefore the host must wait 2us (5\*400ns) before proceeding. If the clocks of the device being deselected by the switch are not running, they are not considered in this calculation.



- Set EXT\_PHY\_SEL described in Section 5.3.9, "HW\_CFG-Hardware Configuration Register" to the desired MII port. This step switches the RXD[3:0], RX\_DV, RX\_ER, TXD[3:0], TX\_EN, CRS and COL signals to the desired port.
- Set PHY\_CLK\_SEL described in Section 5.3.9, "HW\_CFG—Hardware Configuration Register" to the desired port. This must be the same port that is selected by EXT\_PHY\_SEL.
- The host must wait a period of time of not less than 5 cycles of the slowest, newly enabled clock before executing the next step in this procedure.
- Enable theLAN9117 transmitter.
- Enable the LAN9117 receiver.

The process is complete. The LAN9117 is now operational using the newly selected MII device.

The above procedure must be repeated each time the MII port is switched. The procedure is identical when switching from internal PHY to external MII, or vice-versa.





<span id="page-44-0"></span>



# **3.13 TX Data Path Operation**

Data is queued for transmission by writing it into the TX data FIFO. Each packet to be transmitted may be divided among multiple buffers. Each buffer starts with a two DWORD TX command (TX command 'A' and TX command 'B'). The TX command instructs the LAN9117 on the handling of the associated buffer. Packet boundaries are delineated using control bits within the TX command.

The host provides a 16-bit Packet Tag field in the TX command. The Packet Tag value is appended to the corresponding TX status DWORD. All Packet Tag fields must have the same value for all buffers in a given packet. If tags differ between buffers in the same packet the TXE error will be asserted. Any value may be chosen for a Packet Tag as long as all tags in the same Packet are identical. Packet Tags also provide a method of synchronization between transmitted packets and their associated status. Software can use unique Packet Tags to assist with validating matching status completions.

**Note 3.13** The use of packet tags is not required by the hardware. This is a software LAN driver only application example for use of this field.

A Packet Length field in the TX command specifies the number of bytes in the associated packet. All Packet Length fields must have the same value for all buffers in a given packet. Hardware compares the Packet Length field and the actual amount of data received by the Ethernet controller. If the actual packet length count does not match the Packet Length field as defined in the TX command, the Transmitter Error (TXE) flag is asserted.

The LAN9117 can be programmed to start payload transmission of a buffer on a byte boundary by setting the "Data Start Offset" field in the TX command. The "Data Start Offset" field points to the actual start of the payload data within the first 8 DWORDs of the buffer. Data before the "Data Start Offset" pointer will be ignored. When a packet is split into multiple buffers, each successive buffer may begin on any arbitrary byte.

The LAN9117 can be programmed to strip padding from the end of a transmit packet in the event that the end of the packet does not align with the host burst boundary. This feature is necessary when the LAN9117 is operating in a system that always performs multi-word bursts. In such cases the LAN9117 must guarantee that it can accept data in multiples of the Burst length regardless of the actual packet length. When configured to do so, the LAN9117 will accept extra data at the end of the packet and will remove the extra padding before transmitting the packet. The LAN9117 automatically removes data up to the boundary specified in the Buffer End Alignment field specified in each TX command.

The host can instruct the LAN9117 to issue an interrupt when the buffer has been fully loaded into the TX FIFO contained in the LAN9117 and transmitted. This feature is enabled through the TX command 'Interrupt on Completion' field.

Upon completion of transmission, irrespective of success or failure, the status of the transmission is written to the TX status FIFO. TX status is available to the host and may be read using PIO operations. An interrupt can be optionally enabled by the host to indicate the availability of a programmable number TX status DWORDS.

Before writing the TX command and payload data to the TX FIFO, the host must check the available TX FIFO space by performing a PIO read of the TX FIFO\_INF register. The host must ensure that it does not overfill the TX FIFO or the TX Error (TXE) flag will be asserted.

The host proceeds to write the TX command by first writing TX command  $A'$ , then TX command  $B'$ . After writing the command, the host can then move the payload data into the TX FIFO. TX status DWORD's are stored in the TX status FIFO to be read by the host at a later time upon completion of the data transmission onto the wire.







**Figure 3.13 Simplified Host TX Flow Diagram**



# **3.13.1 TX Buffer Format**

TX buffers exist in the host's memory in a given format. The host writes a TX command word into the TX data buffer before moving the Ethernet packet data. The TX command A and command B are 32 bit values that are used by the LAN9117 in the handling and processing of the associated Ethernet packet data buffer. Buffer alignment, segmentation and other packet processing parameters are included in the command structure. The following diagram illustrates the buffer format.



### **Figure 3.14 TX Buffer Format**

<span id="page-47-0"></span>[Figure 3.14, "TX Buffer Format",](#page-47-0) shows the TX Buffer as it is written into the LAN9117. It should be noted that not all of the data shown in this diagram is actually stored in the TX data FIFO. This must be taken into account when calculating the actual TX data FIFO usage. Please refer to [Section 3.13.5,](#page-51-0) ["Calculating Actual TX Data FIFO Usage," on page 52](#page-51-0) for a detailed explanation on calculating the actual TX data FIFO usage.

**Note 3.14** The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits wide. [Figure 3.14](#page-47-0) describes the host write ordering for pairs of atomic 16-bit transactions.

# **3.13.2 TX Command Format**

The TX command instructs the TX FIFO controller on handling the subsequent buffer. The command precedes the data to be transmitted. The TX command is divided into two, 32-bit words; TX command 'A' and TX command 'B'.





There is a 16-bit packet tag in the TX command 'B' command word. Packet tags may, if host software desires, be unique for each packet (i.e., an incrementing count). The value of the tag will be returned in the RX status word for the associated packet. The Packet tag can be used by host software to uniquely identify each status word as it is returned to the host.

Both TX command 'A' and TX command 'B' are required for each buffer in a given packet. TX command 'B' must be identical for every buffer in a given packet. If the TX command 'B' words do not match, the Ethernet controller will assert the Transmitter Error (TXE) flag.

#### **TX COMMAND ëAí**

#### **Table 3.11 TX Command 'A' Format**





**TX COMMAND ëBí**

**Datasheet**

### **Table 3.12 TX Command 'B' Format**



# **3.13.3 TX Data Format**

The TX data section begins at the third DWORD in the TX buffer (after TX command 'A' and TX command 'B'). The location of the first byte of valid buffer data to be transmitted is specified in the "Data Start Offset" field of the TX command 'A' word. [Table 3.13, "TX DATA Start Offset"](#page-49-0), shows the correlation between the setting of the LSB's in the "Data Start Offset" field and the byte location of the first valid data byte. Additionally, transmit buffer data can be offset by up to 7 additional DWORDS as indicated by the upper three MSB's (5:2) in the "Data Start Offset" field.

#### **Table 3.13 TX DATA Start Offset**

<span id="page-49-0"></span>

TX data is contiguous until the end of the buffer. The buffer may end on a byte boundary. Unused bytes at the end of the packet will not be sent to the MIL for transmission.

The Buffer End Alignment field in TX command 'A' specifies the alignment that must be maintained for the associated buffer. End alignment may be specified as 4-, 16-, or 32-byte. The host processor is responsible for adding the additional data to the end of the buffer. The hardware will automatically remove this extra data.

#### **3.13.3.1 TX Buffer Fragmentation Rules**

Transmit buffers must adhere to the following rules:

- Each buffer can start and end on any arbitrary byte alignment
- The first buffer of any transmit packet can be any length
- Middle buffers (i.e., those with First Segment = Last Segment = 0) must be greater than, or equal to 4 bytes in length
- The final buffer of any transmit packet can be any length





Additionally, The LAN9117 has specific rules regarding the use of transmit buffers when in Store-and-Forward mode (i.e., HW\_CFG[SF] = 1). When this mode is enabled, the total space consumed in the TX FIFO (MIL) must be limited to no more than 2KB - 3 DWORDs (2,036 bytes total). Any transmit packet that is so highly fragmented that it takes more space than this must be un-fragmented (by copying to a Driver-supplied buffer) before the transmit packet can be sent to the LAN9117.

One approach to determine whether a packet is too fragmented is to calculate the actual amount of space that it will consume, and check it against 2,036 bytes. Another approach is to check the number of buffers against a worst-case limit of 86 (see explanation below).

#### **3.13.3.2 Calculating Worst-Case TX FIFO (MIL) Usage**

The actual space consumed by a buffer consists only of any partial DWORD offsets in the first/last DWORD of the buffer, plus all of the whole DWORDs in between. Any whole DWORD offsets and/or alignments are stripped off before the buffer even gets into the TX data FIFO, and TX command words are stripped off before the buffer is written to the TX FIFO, so none of those DWORDs count as space consumed. The worst-case overhead for a TX buffer is 6 bytes, which assumes that it started on the high byte of a DWORD and ended on the low byte of a DWORD. A TX packet consisting of 86 such fragments would have an overhead of 516 bytes (6 \* 86) which, when added to a 1514-byte max-size transmit packet (1516 bytes, rounded up to the next whole DWORD), would give a total space consumption of 2,032 bytes, leaving 4 bytes to spare; this is the basis for the "86 fragment" rule mentioned above.

# **3.13.4 TX Status Format**

TX status is passed to the host CPU through a separate FIFO mechanism. A status word is returned for each packet transmitted. Data transmission is suspended if the TX status FIFO becomes full. Data transmission will resume when the host reads the TX status and there is room in the FIFO for more ìTX Statusî data.

The host can optionally choose to not read the TX status. The host can optionally ignore the TX status by setting the "TX Status Discard Allow Overrun Enable" (TXSAO) bit in the TX Configuration Register (TX\_CFG). If this option is chosen TX status will not be written to the FIFO. Setting this bit high allows the transmitter to continue operation with a full TX status FIFO. In this mode the status information is still available in the TX status FIFO, and TX status interrupts still function. In the case of an overrun, the TXSUSED counter will stay at zero and no further TX status will be written to the TX status FIFO until the host frees space by reading TX status. If TXSAO is enabled, a TXE error will not be generated if the TX status FIFO overruns. In this mode the host is responsible for re-synchronizing TX status in the case of an overrun.







# <span id="page-51-0"></span>**3.13.5 Calculating Actual TX Data FIFO Usage**

The following rules are used to calculate the actual TX data FIFO space consumed by a TX Packet:

- TX command 'A' is stored in the TX data FIFO for every TX buffer
- TX command 'B' is written into the TX data FIFO when the First Segment (FS) bit is set in TX command 'A'
- Any DWORD-long data added as part of the "Data Start Offset" is removed from each buffer before the data is written to the TX data FIFO. Any data that is less than 1 DWORD is passed to the TX data FIFO.
- Payload from each buffer within a Packet is written into the TX data FIFO.
- Any DWORD-long data added as part of the End Padding is removed from each buffer before the data is written to the TX data FIFO. Any end padding that is less than 1 DWORD is passed to the TX data FIFO

# **3.13.6 Transmit Examples**

#### **3.13.6.1 TX Example 1**

In this example a single, 111-Byte Ethernet packet will be transmitted. This packet is divided into three buffers. The three buffers are as follows:

Buffer 0:

- 7-Byte "Data Start Offset"
- 79-Bytes of payload data
- 16-Byte "Buffer End Alignment"

Buffer 1:

- 0-Byte "Data Start Offset"
- 15-Bytes of payload data
- 16-Byte "Buffer End Alignment"

Buffer 2:

- 10-Byte "Data Start Offset"
- 17-Bytes of payload data
- 16-Byte "Buffer End Alignment"

[Figure 3.15, "TX Example 1"](#page-53-0) illustrates the TX command structure for this example, and also shows how data is passed to the TX data FIFO.





**Note 3.15** The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits wide. [Figure 3.15](#page-53-0) and [Figure 3.16](#page-54-0) describe the host write ordering for pairs of atomic 16-bit transactions.





<span id="page-53-0"></span>**Figure 3.15 TX Example 1**



#### **3.13.6.2 TX Example 2**

In this example, a single 183-Byte Ethernet packet will be transmitted. This packet is in a single buffer as follows:

- 2-Byte "Data Start Offset"
- 183-Bytes of payload data
- 4-Byte "Buffer End Alignment"

[Figure 3.16, "TX Example 2"](#page-54-0) illustrates the TX command structure for this example, and also shows how data is passed to the TX data FIFO. Note that the packet resides in a single TX Buffer, therefore both the FS and LS bits are set in TX command 'A'.



<span id="page-54-0"></span>



# **3.13.7 TX Data FIFO Underrun**

If the MIL is not operating in store and forward mode, and the host is unable supply data at the Ethernet line rate, the TX data FIFO can underrun. If a TX underrun occurs, any further data written to the TX data FIFO for the offending frame (the frame being transmitted during the underrun) will automatically be discarded and no further data for that frame will be transmitted. TX data FIFO underrun is not an error condition, and data transmission will resume with the next valid TX command. In the case of a TX data FIFO underrun, the (TDFU) flag is set and can be used to generate a host interrupt. A TX data FIFO underrun is also indicated in the TX status word for the underrun frame.

In the case of a TX underrun, the host is still required to write the remainder of the current TX packet to the LAN9117. Any remaining data from the underrun frame that is written to the LAN9117 will backup in the TX data FIFO (no more data is read until the next TX SOF [start of frame]). As the data backs up in the TX data FIFO, it will be visible in the TX\_FIFO\_INF register. In typical Driver usage, software will write the entire transmit packet to the LAN9117 and check INT\_STS and see (from TDFU) that the underrun has occurred.

Eventually, the driver will recognize the underrun. A '1' must then be written to the TXD\_DUMP bit in the TX CFG to flush the remaining data in the TX data FIFO (note that TX ON may be kept on while flushing the remaining TX data FIFO contents). Once the leftover data from the underrun frame is purged, the LAN9117 is ready to send new transmit packets. It is advisable to clear the TDFU bit prior to transmitting any more data (assuming that SF=0) so that subsequent underruns can be detected, but this is not required by the hardware.

# **3.13.8 Transmitter Errors**

If the Transmitter Error (TXE) flag is asserted for any reason, the transmitter will continue operation. TX Error (TXE) will be asserted under the following conditions:

- If the actual packet length count does not match the Packet Length field as defined in the TX command.
- Both TX command 'A' and TX command 'B' are required for each buffer in a given packet. TX command 'B' must be identical for every buffer in a given packet. If the TX command 'B' words do not match, the Ethernet controller will assert the Transmitter Error (TXE) flag.
- Host overrun of the TX data FIFO.
- Overrun of the TX status FIFO (unless TXSAO is enabled)

# **3.13.9 Stopping and Starting the Transmitter**

To halt the transmitter, the host must set the TX\_STOP bit in the TX\_CFG register. The transmitter will finish sending the current frame (if there is a frame transmission in progress). When the transmitter has received the TX status for this frame, it will clear the TX\_STOP and TX\_ON bits, and will pulse the TXSTOP\_INT.

Once stopped, the host can optionally clear the TX status and TX data FIFOs. The host must re-enable the transmitter by setting the TX ON bit. If the there are frames pending in the TX data FIFO (i.e., TX data FIFO was not purged), the transmission will resume with this data.

# **3.14 RX Data Path Operation**

When an Ethernet Packet is received, the MIL first begins to transfer the RX data. This data is loaded into the RX data FIFO. The RX data FIFO pointers are updated as data is written into the FIFO.

The last transfer from the MIL is the RX status word. The LAN9117 implements a separate FIFO for the RX status words. The total available RX data and status queued in the RX FIFO can be read from the RX\_FIFO\_INF register. The host may read any number of available RX status words before reading the RX data FIFO.



The host must use caution when reading the RX data and status. The host must never read more data than what is available in the FIFOs. If this is attempted an underrun condition will occur. If this error occurs, the Ethernet controller will assert the Receiver Error (RXE) interrupt. If an underrun condition occurs, a soft reset is required to regain host synchronization.

A configurable beginning offset is supported in the LAN9117. The RX data Offset field in the RX\_CFG register controls the number of bytes that the beginning of the RX data buffer is shifted. The host can set an offset from 0-31 bytes. The offset may be changed in between RX packets, but it must not be changed during an RX packet read.

The LAN9117 can be programmed to add padding at the end of a receive packet in the event that the end of the packet does not align with the host burst boundary. This feature is necessary when the LAN9117 is operating in a system that always performs multi-DWORD bursts. In such cases the LAN9117 must guarantee that it can transfer data in multiples of the Burst length regardless of the actual packet length. When configured to do so, the LAN9117 will add extra data at the end of the packet to allow the host to perform the necessary number of reads so that the Burst length is not cut short. Once a packet has been padded by the H/W, it is the responsibility of the host to interrogate the Packet length field in the RX status and determine how much padding to discard at the end of the Packet.

It is possible to read multiple packets out of the RX data FIFO in one continuous stream. It should be noted that the programmed Offset and Padding will be added to each individual packet in the stream, since packet boundaries are maintained.

# **3.14.1 RX Slave PIO Operation**

Using PIO mode, the host can either implement a polling or interrupt scheme to empty the received packet out of the RX data FIFO. The host will remain in the idle state until it receives an indication (interrupt or polling) that data is available in the RX data FIFO. The host will then read the RX status FIFO to get the packet status, which will contain the packet length and any other status information. The host should perform the proper number of reads, as indicated by the packet length *plus* the start offset *and* the amount of optional padding added to the end of the frame, from the RX data FIFO.





**Figure 3.17 Host Receive Routine Using Interrupts**





### **3.14.1.1 Receive Data FIFO Fast Forward**

The RX data path implements an automatic data discard function. Using the RX data FIFO Fast Forward bit (RX\_FFWD) in the RX\_DP\_CTRL register, the host can instruct the LAN9117 to skip the packet at the head of the RX data FIFO. The RX data FIFO pointers are automatically incremented to the beginning of the next RX packet.



When performing a fast-forward, there must be at least 4 DWORDs of data in the RX data FIFO for the packet being discarded. For less than 4 DWORDs do not use RX FFWD. In this case data must be read from the RX data FIFO and discarded using standard PIO read operations.

After initiating a fast-forward operation, do not perform any reads of the RX data FIFO until the RX FFWD bit is cleared. Other resources can be accessed during this time (i.e., any registers and/or the other three FIFOs). Also note that the RX\_FFWD will only fast-forward the RX data FIFO, not the RX status FIFO. After an RX fast-forward operation the RX status must still be read from the RX status FIFO.

The receiver does not have to be stopped to perform a fast-forward operation.

#### **3.14.1.2 Force Receiver Discard (Receiver Dump)**

In addition to the Receive data Fast Forward feature, LAN9117 also implements a receiver "dump" feature. This feature allows the host processor to flush the entire contents of the RX data and RX status FIFOs. When activated, the read and write pointers for the RX data and status FIFOs will be returned to their reset state. To perform a receiver dump, the LAN9117 receiver must be halted. Once the receiver stop completion is confirmed, the RX\_DUMP bit can be set in the RX\_CFG register. The RX DUMP bit is cleared when the dump is complete. For more information on stopping the receiver, please refer to [Section 3.14.4, "Stopping and Starting the Receiver," on page 61](#page-60-0). For more information on the RX\_DUMP bit, please refer to Section 5.3.7, "RX\_CFG—Receive Configuration Register," on [page 78.](#page-77-0)

### **3.14.2 RX Packet Format**

The RX status words can be read from the RX status FIFO port, while the RX data packets can be read from the RX data FIFO. RX data packets are formatted in a specific manner before the host can read them. It is assumed that the host has previously read the associated status word from the RX status FIFO, to ascertain the data size and any error conditions.





**Figure 3.19 RX Packet Format**

<span id="page-59-0"></span>**Note 3.16** The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits wide. [Figure 3.19](#page-59-0) describes the host read ordering for pairs of atomic 16-bit transactions.

# **3.14.3 RX Status Format**







# <span id="page-60-0"></span>**3.14.4 Stopping and Starting the Receiver**

To stop the receiver, the host must clear the RXEN bit in the MAC Control Register. When the receiver is halted, the RXSTOP\_INT will be pulsed. Once stopped, the host can optionally clear the RX status and RX data FIFOs. The host must re-enable the receiver by setting the RXEN bit.

# **3.14.5 Receiver Errors**

If the Receiver Error (RXE) flag is asserted for any reason, the receiver will continue operation. RX Error (RXE) will be asserted under the following conditions:

- A host underrun of RX data FIFO
- A host underrun of the RX status FIFO
- An overrun of the RX status FIFO

It is the duty of the host to identify and resolve any error conditions.

# **Chapter 4 Internal Ethernet PHY**

smsc

# **4.1 Top Level Functional Description**

Functionally, the internal PHY can be divided into the following sections:

- 100Base-TX transmit and receive
- 10Base-T transmit and receive
- Internal MII interface to the Ethernet Media Access Controller
- Auto-negotiation to automatically determine the best speed and duplex possible
- Management Control to read status registers and write control registers



**Figure 4.1 100Base-TX Data Path**

# <span id="page-61-0"></span>**4.2 100Base-TX Transmit**

The data path of the 100Base-TX is shown in [Figure 4.1.](#page-61-0) Each major block is explained below.

# **4.2.1 4B/5B Encoding**

The transmit data passes from the MII block to the 4B/5B encoder. This block encodes the data from 4-bit nibbles to 5-bit symbols (known as "code-groups") according to [Table 4.1.](#page-62-0) Each 4-bit data-nibble is mapped to 16 of the 32 possible code-groups. The remaining 16 code-groups are either used for control information or are not valid.

The first 16 code-groups are referred to by the hexadecimal values of their corresponding data nibbles, 0 through F. The remaining code-groups are given letter designations with slashes on either side. For example, an IDLE code-group is /I/, a transmit error code-group is /H/, etc.

The encoding process may be bypassed by clearing bit 6 of register 31. When the encoding is bypassed the  $5<sup>th</sup>$  transmit data bit is equivalent to TX ER.





<span id="page-62-0"></span>





<b>CODE</b> <b>GROUP</b>	<b>SYM</b>	<b>RECEIVER</b> <b>INTERPRETATION</b>	<b>TRANSMITTER</b> <b>INTERPRETATION</b>
01000		INVALID, RX ER if during RX DV	<b>INVALID</b>
01100		INVALID, RX ER if during RX DV	INVAI ID
10000		INVALID, RX ER if during RX DV	<b>INVALID</b>

**Table 4.1 4B/5B Code Table (continued)** 

# **4.2.2 Scrambling**

Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC regulations to prevent excessive EMI from being radiated by the physical wiring.

The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.

# **4.2.3 NRZI and MLT3 Encoding**

The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a serial 125MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT3 is a tri-level code where a change in the logic level represents a code bit "1" and the logic output remaining at the same level represents a code bit "0".

### **4.2.4 100M Transmit Driver**

The MLT3 data is then passed to the analog transmitter, which launches the differential MLT-3 signal, on outputs TXP and TXN, to the twisted pair media via a 1:1 ratio isolation transformer. The 10Base-T and 100Base-TX signals pass through the same transformer so that common "magnetics" can be used for both. The transmitter drives into the 100Ω impedance of the CAT-5 cable. Cable termination and impedance matching require external components.

# **4.2.5 100M Phase Lock Loop (PLL)**

The 100M PLL locks onto reference clock and generates the 125MHz clock used to drive the 125 MHz logic and the 100Base-Tx Transmitter.





**Figure 4.2 Receive Data Path**

# <span id="page-64-0"></span>**4.3 100Base-TX Receive**

The receive data path is shown in [Figure 4.2](#page-64-0). Detailed descriptions are given below.

# **4.3.1 100M Receive Input**

The MLT-3 from the cable is fed into the PHY (on inputs RXP and RXN) via a 1:1 ratio transformer. The ADC samples the incoming differential signal at a rate of 125M samples per second. Using a 64 level quanitizer it generates 6 digital bits to represent each sample. The DSP adjusts the gain of the ADC according to the observed signal levels such that the full dynamic range of the ADC can be used.

# **4.3.2 Equalizer, Baseline Wander Correction and Clock and Data Recovery**

The 6 bits from the ADC are fed into the DSP block. The equalizer in the DSP section compensates for phase and amplitude distortion caused by the physical channel consisting of magnetics, connectors, and CAT- 5 cable. The equalizer can restore the signal for any good-quality CAT-5 cable between 1m and 150m.

If the DC content of the signal is such that the low-frequency components fall below the low frequency pole of the isolation transformer, then the droop characteristics of the transformer will become significant and Baseline Wander (BLW) on the received signal will result. To prevent corruption of the received data, the PHY corrects for BLW and can receive the ANSI X3.263-1995 FDDI TP-PMD defined "killer packet" with no bit errors.

The 100M PLL generates multiple phases of the 125MHz clock. A multiplexer, controlled by the timing unit of the DSP, selects the optimum phase for sampling the data. This is used as the received recovered clock. This clock is used to extract the serial data from the received signal.

# **4.3.3 NRZI and MLT-3 Decoding**

The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The MLT-3 is then converted to an NRZI data stream.



# **4.3.4 Descrambling**

The descrambler performs an inverse function to the scrambler in the transmitter and also performs the Serial In Parallel Out (SIPO) conversion of the data.

During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler key to the incoming stream. Once synchronization is achieved, the descrambler locks on this key and is able to descramble incoming data.

Special logic in the descrambler ensures synchronization with the remote PHY by searching for IDLE symbols within a window of 4000 bytes (40us). This window ensures that a maximum packet size of 1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference. If no IDLEsymbols are detected within this time-period, receive operation is aborted and the descrambler re-starts the synchronization process.

The descrambler can be bypassed by setting bit 0 of register 31.

### **4.3.5 Alignment**

The de-scrambled signal is then aligned into 5-bit code-groups by recognizing the /J/K/ Start-of-Stream Delimiter (SSD) pair at the start of a packet. Once the code-word alignment is determined, it is stored and utilized until the next start of frame.

# **4.3.6 5B/4B Decoding**

The 5-bit code-groups are translated into 4-bit data nibbles according to the 4B/5B table. The SSD, /J/K/, is translated to "0101 0101" as the first 2 nibbles of the MAC preamble. Reception of the SSD causes the PHY to assert the internal RX\_DV signal, indicating that valid data is available on the Internal RXD bus. Successive valid code-groups are translated to data nibbles. Reception of either the End of Stream Delimiter (ESD) consisting of the /T/R/ symbols, or at least two /I/ symbols causes the PHY to de-assert the internal carrier sense and RX DV.

These symbols are not translated into data.

# **4.4 10Base-T Transmit**

Data to be transmitted comes from the MAC layer controller. The 10Base-T transmitter receives 4-bit nibbles from the MII at a rate of 2.5MHz and converts them to a 10Mbps serial data stream. The data stream is then Manchester-encoded and sent to the analog transmitter, which drives a signal onto the twisted pair via the external magnetics.

The 10M transmitter uses the following blocks:

- MII (digital)
- TX 10M (digital)
- 10M Transmitter (analog)
- 10M PLL (analog)

### **4.4.1 10M Transmit Data across the internal MII bus**

The MAC controller drives the transmit data onto the internal TXD BUS. When the controller has driven TX EN high to indicate valid data, the data is latched by the MII block on the rising edge of TX CLK. The data is in the form of 4-bit wide 2.5MHz data.

# **4.4.2 Manchester Encoding**

The 4-bit wide data is sent to the TX10M block. The nibbles are converted to a 10Mbps serial NRZI data stream. The 10M PLL locks onto the external clock or internal oscillator and produces a 20MHz clock. This is used to Manchester encode the NRZ data stream. When no data is being transmitted





(TX\_EN is low), the TX10M block outputs Normal Link Pulses (NLPs) to maintain communications with the remote link partner.

# **4.4.3 10M Transmit Drivers**

The Manchester encoded data is sent to the analog transmitter where it is shaped and filtered before being driven out as a differential signal across the TXP and TXN outputs.

# **4.5 10Base-T Receive**

The 10Base-T receiver gets the Manchester- encoded analog signal from the cable via the magnetics. It recovers the receive clock from the signal and uses this clock to recover the NRZI data stream. This 10M serial data is converted to 4-bit data nibbles which are passed to the controller across the MII at a rate of 2.5MHz.

This 10M receiver uses the following blocks:

- Filter and SQUELCH (analog)
- 10M PLL (analog)
- RX 10M (digital)
- MII (digital)

# **4.5.1 10M Receive Input and Squelch**

The Manchester signal from the cable is fed into the PHY (on inputs RXP and RXN) via 1:1 ratio magnetics. It is first filtered to reduce any out-of-band noise. It then passes through a SQUELCH circuit. The SQUELCH is a set of amplitude and timing comparators that normally reject differential voltage levels below 300mV and detect and recognize differential voltages above 585mV.

# **4.5.2 Manchester Decoding**

The output of the SQUELCH goes to the RX10M block where it is validated as Manchester encoded data. The polarity of the signal is also checked. If the polarity is reversed (local RXP is connected to RXN of the remote partner and vice versa), then this is identified and corrected. The reversed condition is indicated by the flag "XPOL", bit 4 in register 27. The 10M PLL is locked onto the received Manchester signal and from this, generates the received 20MHz clock. Using this clock, the Manchester encoded data is extracted and converted to a 10MHz NRZI data stream. It is then converted from serial to 4-bit wide parallel data.

The RX10M block also detects valid 10Base-T IDLE signals - Normal Link Pulses (NLPs) - to maintain the link.

### **4.5.3 Jabber Detection**

Jabber is a condition in which a station transmits for a period of time longer than the maximum permissible packet length, usually due to a fault condition, that results in holding the TX\_EN input for a long period. Special logic is used to detect the jabber state and abort the transmission to the line, within 45ms. Once TX\_EN is deasserted, the logic resets the jabber condition.

# **4.6 Auto-negotiation**

The purpose of the Auto-negotiation function is to automatically configure the PHY to the optimum link parameters based on the capabilities of its link partner. Auto-negotiation is a mechanism for exchanging configuration information between two link-partners and automatically selecting the highest performance mode of operation supported by both sides. Auto-negotiation is fully defined in clause 28 of the IEEE 802.3 specification.



Once auto-negotiation has completed, information about the resolved link can be passed back to the controller via the internal Serial Management Interface (SMI). The results of the negotiation process are reflected in the Speed Indication bits in register 31, as well as the Link Partner Ability Register (Register 5).

The auto-negotiation protocol is a purely physical layer activity and proceeds independently of the MAC controller.

The advertised capabilities of the PHY are stored in register 4 of the SMI registers. The default advertised by the PHY is determined by user-defined on-chip signal options.

The following blocks are activated during an Auto-negotiation session:

- Auto-negotiation (digital)
- 100M ADC (analog)
- 100M PLL (analog)
- 100M equalizer/BLW/clock recovery (DSP)
- 10M SQUELCH (analog)
- 10M PLL (analog)
- 10M Transmitter (analog)

When enabled, auto-negotiation is started by the occurrence of one of the following events:

- Hardware reset
- Software reset
- Power-down reset
- Link status down
- Setting register 0, bit 9 high (auto-negotiation restart)

On detection of one of these events, the PHY begins auto-negotiation by transmitting bursts of Fast Link Pulses (FLP). These are bursts of link pulses from the 10M transmitter. They are shaped as Normal Link Pulses and can pass uncorrupted down CAT-3 or CAT-5 cable. A Fast Link Pulse Burst consists of up to 33 pulses. The 17 odd-numbered pulses, which are always present, frame the FLP burst. The 16 even-numbered pulses, which may be present or absent, contain the data word being transmitted. Presence of a data pulse represents a "1", while absence represents a "0".

The data transmitted by an FLP burst is known as a "Link Code Word." These are defined fully in IEEE 802.3 clause 28. In summary, the PHY advertises 802.3 compliance in its selector field (the first 5 bits of the Link Code Word). It advertises its technology ability according to the bits set in register 4 of the SMI registers.

There are 4 possible matches of the technology abilities. In the order of priority these are:

- 100M full-duplex (Highest priority)
- 100M half-duplex
- 10M full-duplex
- 10M half-duplex

If the full capabilities of the PHY are advertised (100M, full-duplex), and if the link partner is capable of 10M and 100M, then auto-negotiation selects 100M as the highest performance mode. If the link partner is capable of half and full-duplex modes, then auto-negotiation selects full-duplex as the highest performance operation.

Once a capability match has been determined, the link code words are repeated with the acknowledge bit set. Any difference in the main content of the link code words at this time will cause auto-negotiation to re-start. Auto-negotiation will also re-start if not all of the required FLP bursts are received.

Writing register 4 bits [8:5] allows software control of the capabilities advertised by the PHY. Writing register 4 does not automatically re-start auto-negotiation. Register 0, bit 9 must be set before the new





abilities will be advertised. Auto-negotiation can also be disabled via software by clearing register 0, bit 12.

The LAN9117 does not support "Next Page" capability.

# **4.7 Parallel Detection**

If the LAN9117 is connected to a device lacking the ability to auto-negotiate (i.e. no FLPs are detected), it is able to determine the speed of the link based on either 100M MLT-3 symbols or 10M Normal Link Pulses. In this case the link is presumed to be half-duplex per the IEEE standard. This ability is known as "Parallel Detection. This feature ensures inter operability with legacy link partners. If a link is formed via parallel detection, then bit 0 in register 6 is cleared to indicate that the Link Partner is not capable of auto-negotiation. The Ethernet MAC has access to this information via the management interface. If a fault occurs during parallel detection, bit 4 of register 6 is set.

Register 5 is used to store the Link Partner Ability information, which is coded in the received FLPs. If the Link Partner is not auto-negotiation capable, then register 5 is updated after completion of parallel detection to reflect the speed capability of the Link Partner.

# **4.7.1 Re-starting Auto-negotiation**

Auto-negotiation can be re-started at any time by setting register 0, bit 9. Auto-negotiation will also restart if the link is broken at any time. A broken link is caused by signal loss. This may occur because of a cable break, or because of an interruption in the signal transmitted by the Link Partner. Autonegotiation resumes in an attempt to determine the new link configuration.

If the management entity re-starts Auto-negotiation by writing to bit 9 of the control register, the LAN9117 will respond by stopping all transmission/receiving operations. Once the break link timer is done, in the Auto-negotiation state-machine (approximately 1200ms) the auto-negotiation will re-start. The Link Partner will have also dropped the link due to lack of a received signal, so it too will resume auto-negotiation.

### **4.7.2 Disabling Auto-negotiation**

Auto-negotiation can be disabled by setting register 0, bit 12 to zero. The device will then force its speed of operation to reflect the information in register 0, bit 13 (speed) and register 0, bit 8 (duplex). The speed and duplex bits in register 0 should be ignored when auto-negotiation is enabled.

### **4.7.3 Half vs. Full-Duplex**

half-duplex operation relies on the CSMA/CD (Carrier Sense Multiple Access / Collision Detect) protocol to handle network traffic and collisions. In this mode, the carrier sense signal, CRS, responds to both transmit and receive activity. In this mode, If data is received while the PHY is transmitting, a collision results.

In full-duplex mode, the PHY is able to transmit and receive data simultaneously. In this mode, CRS responds only to receive activity. The CSMA/CD protocol does not apply and collision detection is disabled.

# **SMSC Chapter 5 Register Description**

The following section describes all LAN9117 registers and data ports.

**Note 5.1** The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits wide. [Figure 5.1](#page-69-0) describes the memory map with respect to pairs of atomic 16-bit transactions.



<span id="page-69-0"></span>**Figure 5.1 LAN9117 Memory Map**



# **5.1 Register Nomenclature and Access Attributes**



# **5.2 RX and TX FIFO Ports**

The LAN9117 contains four host-accessible FIFOs: the RX Status, RX data, TX Status, and TX data FIFOs. The sizes of the RX and TX data FIFOs, as well as the RX Status FIFO are configurable through the CSRs.

# **5.2.1 RX FIFO Ports**

The RX data Path consists of two Read-Only FIFOs; the RX Status and data. The RX Status FIFO can be read from two locations. The RX Status FIFO Port will perform a destructive read, thus "Popping" the data from the RX Status FIFO. There is also the RX Status FIFO PEEK location. This location allows a non-destructive read of the top (oldest) location of the FIFO.

The RX data FIFO only allows destructive reads. It is aliased in 8 DWORD locations (accessed from the bus interface as 8 pairs of atomic 16-bit accesses). The host may access any of the locations since they all contain the same data and perform the same function.

# **5.2.2 TX FIFO Ports**

The TX data Path consists of two FIFOs, the TX status and data. The TX Status FIFO can be read from two locations. The TX Status FIFO Port will perform a destructive read, thus "Popping" the data from the TX Status FIFO. There is also the TX Status FIFO PEEK location. This location allows a nondestructive read of the top (oldest) location of the FIFO.



The TX data FIFO is write only. It is aliased in 8 DWORD locations (accessed from the bus interface as 8 pairs of atomic 16-bit accesses). The host write to any of the locations since they all access the same TX data FIFO location and perform the same function.

# **5.3 System Control and Status Registers**

[Table 5.1, "LAN9117 Direct Address Register Map",](#page-71-0) lists the registers that are directly addressable by the host bus.

<span id="page-71-0"></span>

### **Table 5.1 LAN9117 Direct Address Register Map**




### **Table 5.1 LAN9117 Direct Address Register Map (continued)**



# **5.3.1 ID\_REV—Chip ID and Revision**



This register contains the ID and Revision fields for this design.



# **5.3.2** IRQ\_CFG-Interrupt Configuration Register

Offset: 54h Size: 32 bits

This register configures and indicates the state of the IRQ signal.









# **5.3.3** INT\_STS-Interrupt Status Register

Offset: 58h Size: 32 bits

This register contains the current status of the generated interrupts. Writing a 1 to the corresponding bits acknowledges and clears the interrupt.





### **5.3.4 INT\_EN-Interrupt Enable Register**

Offset: 5Ch Size: 32 bits

This register contains the interrupt masks for IRQ. Writing 1 to any of the bits enables the corresponding interrupt as a source for IRQ. Bits in the INT\_STS register will still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt in this register.







# **5.3.5 BYTE\_TEST-Byte Order Test Register**

Offset: 64h Size: 32 bits

This register can be used to determine the byte ordering of the current configuration





# 5.3.6 FIFO\_INT-FIFO Level Interrupts

Offset: 68h Size: 32 bits

This register configures the limits where the FIFO Controllers will generate system interrupts.



# **5.3.7 RX\_CFG-Receive Configuration Register**

Offset: 6Ch Size: 32 bits

This register controls the LAN9117 receive engine.







### **Table 5.2 RX Alignment Bit Definitions**

<span id="page-78-0"></span>

# **5.3.8 TX\_CFG-Transmit Configuration Register**

Offset: 70h Size: 32 bits

This register controls the transmit functions on the LAN9117 Ethernet Controller.







# **5.3.9 HW\_CFG-Hardware Configuration Register**

Offset: 74h Size: 32 bits

This register controls the hardware configuration of the LAN9117 Ethernet Controller











### <span id="page-81-0"></span>**5.3.9.1 Allowable settings for Configurable FIFO Memory Allocation**

TX and RX FIFO space is configurable through the CSR - HW\_CFG register defined above. The user must select the FIFO allocation by setting the TX FIFO Size (TX\_FIF\_SZ) field in the hardware configuration (HW\_CFG) register. The TX\_FIF\_SZ field selects the total allocation for the TX data path, including the TX Status FIFO size. The TX Status FIFO size is fixed at 512 Bytes (128 TX Status DWORDs). The TX Status FIFO length is subtracted from the total TX FIFO size with the remainder being the TX data FIFO Size. Note that TX data FIFO space includes both commands and payload data.



RX FIFO Size is the remainder of the unallocated FIFO space (16384 bytes - TX FIFO Size). The RX Status FIFO size is always equal to 1/16 of the RX FIFO Size. The RX Status FIFO length is subtracted from the total RX FIFO size with the remainder being the RX data FIFO Size.

For example, if TX\_FIF\_SZ = 6 then:

Total TX FIFO Size = 6144 Bytes (6KB)

TX Status FIFO Size = 512 Bytes (Fixed)

TX Data FIFO Size =  $6144 - 512 = 5632$  Bytes

RX FIFO Size =  $16384 - 6144 = 10240$  Bytes (10KB)

RX Status FIFO Size = 10240 / 16 = 640 Bytes (160 RX Status DWORDs)

RX Data FIFO Size =  $10240 - 640 = 9600$  Bytes

[Table 5.3](#page-82-0) shows every valid setting for the TX\_FIF\_SZ field. Note that settings not shown in this table are reserved and should not be used.

**Note:** The RX data FIFO is considered full 4 DWORDs before the length that is specified in the HW\_CFG register.

<span id="page-82-0"></span>

TX_FIF_SZ	<b>TX DATA FIFO</b> SIZE (BYTES)	<b>TX STATUS FIFO</b> SIZE (BYTES)	<b>RX DATA FIFO</b> SIZE (BYTES)	<b>RX STATUS FIFO</b> SIZE (BYTES)
$\overline{2}$	1536	512	13440	896
3	2560	512	12480	832
4	3584	512	11520	768
5	4608	512	10560	704
6	5632	512	9600	640
$\overline{7}$	6656	512	8640	576
8	7680	512	7680	512
9	8704	512	6720	448
10	9728	512	5760	384
11	10752	512	4800	320
12	11776	512	3840	256
13	12800	512	2880	192
14	13824	512	1920	128

**Table 5.3 Valid TX/RX FIFO Allocations**

In addition to the host-accessible FIFOs, the MAC Interface Layer (MIL) contains an additional 2K bytes of TX, and 128 bytes of RX FIFO buffering. These sizes are fixed, and cannot be adjusted by the host.

As space in the TX MIL (Mac Interface Layer) FIFO frees, data is moved into it from the TX data FIFO. Depending on the size of the frames to be transmitted, the MIL can hold up to two Ethernet frames. This is in addition to any TX data that may be queued in the TX data FIFO.

Conversely, as data is received by the LAN9117, it is moved from the MAC to the RX MIL FIFO, and then into the RX data FIFO. When the RX data FIFO fills up, data will continue to collect in the RX MIL FIFO. If the RX MIL FIFO fills up and overruns, subsequent RX frames will be lost until room is



made in the RX data FIFO. For each frame of data that is lost, the RX Dropped Frames Counter (RX\_DROP) is incremented.

RX and TX MIL FIFO levels are not visible to the host processor. RX and TX MIL FIFOs operate independent of the TX adatand RX data and status FIFOs. FIFO levels set for the RX and TX data and Status FIFOs do not take into consideration the MIL FIFOs.

## 5.3.10 RX\_DP\_CTRL-Receive Datapath Control Register

Offset: 78h Size: 32 bits

This register is used to discard unwanted receive frames.



# 5.3.11 RX\_FIFO\_INF-Receive FIFO Information Register

Offset: 7Ch Size: 32 bits

This register contains the used space in the receive FIFOs of the LAN9117 Ethernet Controller.





# 5.3.12 TX\_FIFO\_INF-Transmit FIFO Information Register



This register contains the free space in the transmit data FIFO and the used space in the transmit status FIFO in the LAN9117.



### **5.3.13 PMT CTRL— Power Management Control Register**

Offset: 84h Size: 32 bits

This register controls the Power Management features. This register can be read while the LAN9117 is in a power saving mode.

**Note:** The LAN9117 must always be read at least once after power-up, reset, or upon return from a power-saving state or write operations will not function.









# 5.3.14 GPIO\_CFG-General Purpose IO Configuration Register

Offset: 88h Size: 32 bits

This register configures the GPIO and LED functions.







### **Table 5.4 EEPROM Enable Bit Definitions**

<span id="page-87-0"></span>

# **5.3.15 GPT\_CFG-General Purpose Timer Configuration Register**

Offset: 8Ch Size: 32 bits

This register configures the General Purpose timer. The GP Timer can be configured to generate host interrupts at intervals defined in this register.





# **5.3.16 GPT\_CNT-General Purpose Timer Current Count Register**

Offset: 90h Size: 32 bits

This register reflects the current value of the GP Timer.



## **5.3.17 ENDIAN–Endian Control**



This register controls the Endianess of the LAN9117.





# 5.3.18 FREE\_RUN-Free-Run 25MHz Counter

Offset: 9Ch Size: 32 bits

This register reflects the value of the free-running 25MHz counter.



# 5.3.19 RX\_DROP- Receiver Dropped Frames Counter

Offset: A0h Size: 32 bits

This register indicates the number of receive frames that have been dropped.





## <span id="page-90-0"></span>5.3.20 MAC\_CSR\_CMD - MAC CSR Synchronizer Command Register

Offset: A4h Size: 32 bits

This register is used to control the read and write operations with the MAC CSR's



## <span id="page-90-1"></span>5.3.21 MAC\_CSR\_DATA - MAC CSR Synchronizer Data Register

Offset: A8h Size: 32 bits

This register is used in conjunction with the MAC\_CSR\_CMD register to perform read and write operations with the MAC CSR's





# **5.3.22 AFC\_CFG - Automatic Flow Control Configuration Register**

Offset: ACh Size: 32 bits

This register configures the mechanism that controls both the automatic, and software-initiated transmission of pause frames and back pressure.

**Note:** The LAN9117 will not transmit pause frames or assert back pressure if the transmitter is disabled.







<span id="page-92-0"></span>

## **Table 5.5 Backpressure Duration Bit Mapping**



# 5.3.23 E2P\_CMD - EEPROM Command Register

Offset: B0h Size: 32 bits

This register is used to control the read and write operations with the Serial EEPROM.











## **5.3.24 E2P\_DATA - EEPROM Data Register**



This register is used in conjunction with the E2P\_CMD register to perform read and write operations with the Serial EEPROM



# **5.4 MAC Control and Status Registers**

These registers are located in the MAC module and are accessed indirectly through the MAC-CSR synchronizer port. [Table 5.6, "LAN9117 MAC CSR Register Map"](#page-96-0), shown below, lists the MAC registers that are accessible through the indexing method using the MAC\_CSR\_CMD and MAC\_CSR\_DATA registers (see sections MAC\_CSR\_CMD - MAC CSR Synchronizer Command Register and MAC\_CSR\_DATA – MAC CSR\_Synchronizer Data Register).

<span id="page-96-0"></span>

### **Table 5.6 LAN9117 MAC CSR Register Map**

# **5.4.1 MAC\_CR-MAC Control Register**



This register establishes the RX and TX operation modes and controls for address filtering and packet filtering.











### **5.4.2 ADDRH-MAC Address High Register**



The MAC Address High register contains the upper 16-bits of the physical address of the MAC. The contents of this register are optionally loaded from the EEPROM at power-on through the EEPROM Controller if a programmed EEPROM is detected. The least significant byte of this register (bits [7:0])





is loaded from address 0x05 of the EEPROM. The second byte (bits [15:8]) is loaded from address 0x06 of the EEPROM. Please refer to [Section 4.6](#page-66-0) for more information on the EEPROM. Section [5.4.3](#page-99-0) details the byte ordering of the ADDRL and ADDRH registers with respect to the reception of the Ethernet physical address.



### <span id="page-99-0"></span>**5.4.3 ADDRL-MAC Address Low Register**



The MAC Address Low register contains the lower 32 bits of the physical address of the MAC. The contents of this register are optionally loaded from the EEPROM at power-on through the EEPROM Controller if a programmed EEPROM is detected. The least significant byte of this register (bits [7:0]) is loaded from address 0x01 of the EEPROM. The most significant byte of this register is loaded from address 0x04 of the EEPROM. Please refer to [Section 4.6](#page-66-0) for more information on the EEPROM.



[Table 5.7](#page-99-1) below illustrates the byte ordering of the ADDRL and ADDRH registers with respect to the reception of the Ethernet physical address. Also shown is the correlation between the EEPROM addresses and ADDRL and ADDRH registers.

#### **Table 5.7 ADDRL, ADDRH and EEPROM Byte Ordering**

<span id="page-99-1"></span>



As an example, if the desired Ethernet physical address is 12-34-56-78-9A-BC, the ADDRL and ADDRH registers would be programmed as shown in [Figure 5.2.](#page-100-0) The values required to automatically load this configuration from the EEPROM are also shown.



### **Figure 5.2 Example ADDRL, ADDRH and EEPROM Setup**

<span id="page-100-0"></span>**Note:** By convention, the left most byte of the Ethernet address (in this example 0x12) is the most significant byte and is transmitted/received first.

### <span id="page-100-1"></span>**5.4.4 HASHH-Multicast Hash Table High Register**



The 64-bit Multicast table is used for group address filtering. For hash filtering, the contents of the destination address in the incoming frame is used to index the contents of the Hash table. The most significant bit determines the register to be used (Hi/Low), while the other five bits determine the bit within the register. A value of 00000 selects Bit 0 of the Multicast Hash Table Lo register and a value of 11111 selects the Bit 31 of the Multicast Hash Table Hi register.

If the corresponding bit is 1, then the multicast frame is accepted. Otherwise, it is rejected. If the "Pass All Multicast" (MCPAS) bit is set (1), then all multicast frames are accepted regardless of the multicast hash values.

The Multicast Hash Table Hi register contains the higher 32 bits of the hash table and the Multicast Hash Table Low register contains the lower 32 bits of the hash table.





# 5.4.5 HASHL-Multicast Hash Table Low Register



This register defines the lower 32-bits of the Multicast Hash Table. Please refer to [Table 5.4.4,](#page-100-1) "HASHH-Multicast Hash Table High Register" for further details.



## 5.4.6 MII\_ACC-MII Access Register



This register is used to control the Management cycles to the PHY.





## **5.4.7 MII\_DATA—MII Data Register**



This register contains either the data to be written to the PHY register specified in the MII Access Register, or the read data from the PHY register whose index is specified in the MII Access Register.



### **5.4.8 FLOW-Flow Control Register**



This register controls the generation and reception of the Control (Pause command) frames by the MACís flow control block. The control frame fields are selected as specified in the 802.3x Specification and the Pause-Time value from this register is used in the "Pause Time" field of the control frame. In full-duplex mode the FCBSY bit is set until the control frame is transferred onto the cable. In halfduplex mode FCBSY is set while back pressure is being asserted. The host has to make sure that the Busy bit is cleared before writing the register. The Pass Control Frame bit (FCPASS) does not affect the sending of the frames, including Control Frames, to the Application Interface. The Flow Control Enable (FCEN) bit enables the receive portion of the Flow Control block.

This register is used in conjunction with the AFC\_CFG register in the Slave CSRs to configure flow control. Software flow control is initiated using the AFC\_CFG register.

**Note:** The LAN9117 will not transmit pause frames or assert back pressure if the transmitter is disabled.







# 5.4.9 VLAN1-VLAN1 Tag Register



This register contains the VLAN tag field to identify VLAN1 frames. For VLAN frames the legal frame length is increased from 1518 bytes to 1522 bytes.





# 5.4.10 VLAN2-VLAN2 Tag Register



This register contains the VLAN tag field to identify VLAN2 frames. For VLAN frames the legal frame length is increased from 1518 bytes to 1522 bytes.



## **5.4.11 WUFF-Wake-up Frame Filter**



This register is used to configure the wake up frame filter.





# **5.4.12 WUCSR-Wake-up Control and Status Register**



This register contains data pertaining to the MAC's remote wake-up status and capabilities.



# **5.5 PHY Registers**

The PHY registers are not memory mapped. These registers are accessed indirectly through the MAC via the MII\_ACC and MII\_DATA registers. An index must be used to access individual PHY registers. PHY Register Indexes are shown in [Table 5.8, "LAN9117 PHY Control and Status Register"b](#page-105-0)elow.

**Note:** The NASR (**Not Affected by Software Reset)** designation is only applicable when bit 15 of the PHY Basic Control Register (Reset) is set.

<span id="page-105-0"></span>

### **Table 5.8 LAN9117 PHY Control and Status Register**







# **5.5.1 Basic Control Register**

Index (In Decimal): 0 Size: 16-bits









**Note 5.2** This default value of this bit is determined by Pin 74 "SPEED\_SEL". Please refer to the pin description section for more details

### <span id="page-107-0"></span>**5.5.2 Basic Status Register**

Index (In Decimal): 1 Size: 16-bits




## **5.5.3 PHY Identifier 1**





## **5.5.4 PHY Identifier 2**

Index (In Decimal): 3 Size: 16-bits



# **5.5.5 Auto-negotiation Advertisement**

Index (In Decimal): 4 Size: 16-bits



i<br>S



**Datasheet**



**Note 5.3** This default value of this bit is determined by Pin 74 "SPEED\_SEL". Please refer to the pin description section for more details.

# <span id="page-109-0"></span>**5.5.6 Auto-negotiation Link Partner Ability**







# **5.5.7 Auto-negotiation Expansion**

Index (In Decimal): 6 6 Size: 16-bits



### **5.5.8 Mode Control/Status**

Index (In Decimal): 17 Size: 16-bits





# **5.5.9 Special Modes**

Index (In Decimal): 18 Size: 16-bits



### **Table 5.9 MODE Control**

<span id="page-111-0"></span>



# **5.5.10 Special Control/Status Indications**

Index (In Decimal): 27 Size: 16-bits



# **5.5.11 Interrupt Source Flag**

Index (In Decimal): 29 Size: 16-bits





## **5.5.12 Interrupt Mask**

Index (In Decimal): 30 Size: 16-bits



# **5.5.13 PHY Special Control/Status**





<span id="page-113-0"></span>Note 5.4 See Table 2.2, "Default Ethernet Settings," on page 15, for default settings.



# **Chapter 6 Timing Diagrams**

# **6.1 Host Interface Timing**

The LAN9117 supports the following host cycles:

#### **Read Cycles:**

- PIO Reads (nCS or nRD controlled)
- PIO Burst Reads (nCS or nRD controlled)
- RX Data FIFO Direct PIO Reads (nCS or nRD controlled)
- RX Data FIFO Direct PIO Burst Reads (nCS or nRD controlled)

#### **Write Cycles:**

- PIO writes (nCS and nWR controlled)
- TX Data FIFO direct PIO writes (nCS or nWR controlled)

### **6.1.1 Special Restrictions on Back-to-Back Write/Read Cycles**

It is important to note that there are specific restrictions on the timing of back-to-back write-read operations. These restrictions concern reading the control registers after any write cycle to the LAN9117 device. In many cases there is a required minimum delay between writing to the LAN9117, and the subsequent side effect (change in the control register value). For example, when writing to the TX Data FIFO, it takes up to 135ns for the level indication to change in the TX\_FIFO\_INF register.

In order to prevent the host from reading stale data after a write operation, minimum wait periods must be enforced. These periods are specified in [Table 6.1, "Read After Write Timing Rules"](#page-114-0). The host processor is required to wait the specified period of time after any write to the LAN9117 before reading the resource specified in the table. These wait periods are for read operations that immediately follow any write cycle. Note that the required wait period is dependant upon the register being read after the write.

Performing "dummy" reads of the BYTE\_TEST register is a convenient way to guarantee that the minimum write-to-read timing restriction is met. [Table 6.1](#page-114-0) also shows the number of dummy reads that are required before reading the register indicated. The number of BYTE\_TEST reads in this table is based on the minimum timing for Tcycle (45ns). For microprocessors with slower busses the number of reads may be reduced as long as the total time is equal to, or greater than the time specified in the table. Note that dummy reads of the BYTE\_TEST register are not required as long as the minimum time period is met.

<span id="page-114-0"></span>

#### **Table 6.1 Read After Write Timing Rules**





#### **Table 6.1 Read After Write Timing Rules (continued)**

### **6.1.2 Special Restrictions on Back-to-Back Read Cycles**

There are also restrictions on specific back-to-back read operations. These restrictions concern reading specific registers after reading resources that have side effects. In many cases there is a delay between reading the LAN9117, and the subsequent indication of the expected change in the control register values.

In order to prevent the host from reading stale data on back-to-back reads, minimum wait periods have been established. These periods are specified in [Table 6.2, "Read After Read Timing Rules"](#page-116-0). The host processor is required to wait the specified period of time between read operations of specific combinations of resources. The wait period is dependant upon the combination of registers being read.

Performing "dummy" reads of the BYTE\_TEST register is a convenient way to guarantee that the minimum wait time restriction is met. [Table 6.2](#page-116-0) also shows the number of dummy reads that are required for back-to-back read operations. The number of BYTE\_TEST reads in this table is based on the minimum timing for Tcycle (45ns). For microprocessors with slower busses the number of reads may be reduced as long as the total time is equal to, or greater than the time specified in the table. Dummy reads of the BYTE\_TEST register are not required as long as the minimum time period is met.



<span id="page-116-0"></span>

#### **Table 6.2 Read After Read Timing Rules**

# **6.2 PIO Reads**

PIO reads can be used to access CSRs or RX Data and RX/TX status FIFOs. In this mode, counters in the CSRs are latched at the beginning of the read cycle. Read data is valid as indicated in the timing diagram. PIO reads can be performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between cycles for the period specified.

**Note:** Some registers have restrictions on the timing of back-to-back, write-read and read-read cycles.



**Figure 6.1 LAN9117 PIO Read Cycle Timing**

**Note:** The "Data Bus" width is 16 bits



#### **Table 6.3 PIO Read Timing**





**Table 6.3 PIO Read Timing (continued)** 

**Note:** A PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS and nRD are deasserted. They may be asserted and deasserted in any order.

# **6.3 PIO Burst Reads**

In this mode, performance is improved by allowing up to 16, WORD read cycles back-to-back. PIO Burst Reads can be performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between bursts for the period specified.



**Figure 6.2 LAN9117 PIO Burst Read Cycle Timing**

**Note:** The "Data Bus" width is 16 bits





#### **Table 6.4 PIO Burst Read Timing**

**Note:** A PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS and nRD are deasserted. They may be asserted and deasserted in any order.

# **6.4 RX Data FIFO Direct PIO Reads**

In this mode the upper address inputs are not decoded, and any read of the LAN9117 will read the RX Data FIFO. This mode is enabled when FIFO SEL is driven high during a read access. This is normally accomplished by connecting the FIFO\_SEL signal to high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9117. Timing is identical to a PIO read, and the FIFO\_SEL signal has the same timing characteristics as the address lines.

Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.



**Figure 6.3 RX Data FIFO Direct PIO Read Cycle Timing**

**Note:** The "Data Bus" width is 16 bits





#### **Table 6.5 RX Data FIFO Direct PIO Read Timing**

**Note:** An RX Data FIFO Direct PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS and nRD are de-asserted. They may be asserted and deasserted in any order.

# **6.5 RX Data FIFO Direct PIO Burst Reads**

In this mode the upper address inputs are not decoded, and any burst read of the LAN9117 will read the RX Data FIFO. This mode is enabled when FIFO\_SEL is driven high during a read access. This is normally accomplished by connecting the FIFO\_SEL signal to a high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9117. Timing is identical to a PIO Burst Read, and the FIFO\_SEL signal has the same timing characteristics as the address lines.

In this mode, performance is improved by allowing an unlimited number of back-to-back DWORD or WORD read cycles. RX Data FIFO Direct PIO Burst Reads can be performed using Chip Select (nCS) or Read Enable (nRD). When either or both of these control signals go high, they must remain high for the period specified.

Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.





**Figure 6.4 RX Data FIFO Direct PIO Burst Read Cycle Timing**

**Note:** The "Data Bus" width is 16 bits



#### **Table 6.6 RX Data FIFO Direct PIO Burst Read Cycle Timing**

**Note:** An RX Data FIFO Direct PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS and nRD are deasserted. They may be asserted and deasserted in any order.

# **6.6 PIO Writes**

PIO writes are used for all LAN9117 write cycles. PIO writes can be performed using Chip Select (nCS) or Write Enable (nWR). Either or both of these control signals must go high between cycles for the period specified.





**Figure 6.5 PIO Write Cycle Timing**

**Note:** The "Data Bus" width is 16 bits



#### **Table 6.7 PIO Write Cycle Timing**

**Note:** A PIO Write cycle begins when both nCS and nWR are asserted. The cycle ends when either or both nCS and nWR are deasserted. They may be asserted and deasserted in any order.

# **6.7 TX Data FIFO Direct PIO Writes**

In this mode the upper address inputs are not decoded, and any write to the LAN9117 will write the TX Data FIFO. This mode is enabled when FIFO\_SEL is driven high during a write access. This is normally accomplished by connecting the FIFO\_SEL signal to a high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9117. Timing is identical to a PIO write, and the FIFO\_SEL signal has the same timing characteristics as the address lines.





**Figure 6.6 TX Data FIFO Direct PIO Write Timing**

**Note:** The "Data Bus" width is 16 bits



#### **Table 6.8 TX Data FIFO Direct PIO Write Timing**

**Note:** A TX Data FIFO Direct PIO Write cycle begins when both nCS and nWR are asserted. The cycle ends when either or both nCS and nWR are deasserted. They may be asserted and deasserted in any order.



# **6.8 Reset Timing**



### **Table 6.9 Reset Timing**



# **6.9 EEPROM Timing**

The following specifies the EEPROM timing requirements for the LAN9117









### **Table 6.10 EEPROM Timing Values**

**SMSC** 

# **Chapter 7 Operational Characteristics**

# **7.1 Absolute Maximum Ratings\***



- **Note:** These maximum ratings do not apply to the following analog pins ATEST, RBIAS, EXRES1, TPO +/-, TPI +/-
- \* Stresses exceeding those listed above could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.
- **Note:** When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

# **7.2 Power Consumption Device Only**

Power measurements taken under the following conditions:



#### **Table 7.1 Power Consumption Device Only**









**Note 7.1** Each LED indicator in use adds approximately 4 mA to the Digital power supply.

**Note 7.2** D0 = Normal Operation, D1 = WOL (Wake On LAN mode), D2= Low Power Energy Detect.

# **7.3 Power Consumption Device and System Components**

This section describes typical power consumption values of a total Ethernet LAN connectivity solution, which includes external components supporting the SMSC Ethernet controller. The values below should be used as comparision measurements only for power provisioning.

Please refer to application note "AN 12-5 Designing with the LAN9118 - Getting Started", that can be found on SMSC's web site www.smsc.com, which details the magnetics and other components used.

Power measurements taken under the following conditions:



#### **Table 7.2 Power Consumption Device and System Components**



**Note 7.3** Each LED indicator in use adds approximately 4 mA to the Digital power supply.





# **7.4 DC Electrical Specifications**



### **Table 7.3 I/O Buffer Characteristics**



<b>PARAMETER</b>	<b>SYMBOL</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNITS</b>	<b>NOTES</b>
Peak Differential Output Voltage High	$V_{\rm PPH}$	950		1050	mVpk	<b>Note 7.4</b>
Peak Differential Output Voltage Low	$V_{\rm PPL}$	-950		$-1050$	mVpk	<b>Note 7.4</b>
Signal Amplitude Symmetry	$V_{SS}$	98		102	$\frac{0}{0}$	<b>Note 7.4</b>
Signal Rise & Fall Time	$T_{\sf RF}$	3.0		5.0	nS	<b>Note 7.4</b>
Rise & Fall Time Symmetry	$T_{\sf RFS}$		$\qquad \qquad \blacksquare$	0.5	nS	<b>Note 7.4</b>
Duty Cycle Distortion	$D_{CD}$	35	50	65	$\frac{0}{0}$	<b>Note 7.5</b>
Overshoot & Undershoot	$V_{OS}$			5	$\%$	
<b>Jitter</b>				1.4	nS	<b>Note 7.6</b>

**Table 7.4 100BASE-TX Tranceiver Characteristics**

<span id="page-128-0"></span>**Note 7.4** Measured at the line side of the transformer, line replaced by 100Ω (+/- 1%) resistor.

<span id="page-128-1"></span>**Note 7.5** Offset from16 nS pulse width at 50% of pulse peak

**Note 7.6** Measured differentially.

**Table 7.5 10BASE-T Tranceiver Characteristics**

<span id="page-128-2"></span>

<b>PARAMETER</b>	<b>SYMBOL</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNITS</b>	<b>NOTES</b>
Transmitter Peak Differential Output Voltage	V <sub>OUT</sub>	$2.2\,$	2.5	2.8		<b>Note 7.7</b>
Receiver Differential Squelch Threshold	V <sub>DS</sub>	300	420	585	mV	

**Note 7.7** Measured at the line side of the transformer, line replaced by 100Ω (+/- 1%) resistor.

# <span id="page-128-3"></span>**7.5 Clock Circuit**

The LAN9117 can accept either a 25MHz crystal (preferred) or a 25 MHz clock oscillator (±50 PPM) input. The LAN9117 shares the 25MHz clock oscillator input (CLKIN) with the crystal input XTAL1/CLKIN (pin 6).

The Input Clock Duty Cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the LAN9117 crystal input/output signals (XTAL1, XTAL2). See [Table 7.6, "LAN9117 Crystal Specifications"](#page-129-0) for crystal specifications.





<span id="page-129-0"></span>

### **Table 7.7 LAN9117 Recommended Crystals**



Additionally, SMSC recommends a series resistor for the crystal circuit. Further details are provided in SMSC Application Note AN10.7 - "Parallel Crystal Circuit Input Voltage Control" and in the LAN9117 Reference Schematic.



# **Chapter 8 Package Outline**



**Figure 8.1 100 Pin TQFP Package Definition**



### **Table 8.1 100 Pin TQFP Package Parameters**

### **Notes:**

1. Controlling Unit: millimeter.

- 2. Tolerance on the true position of the leads is  $\pm$  0.04 mm maximum.
- 3. Package body dimensions D1 and E1 do not include the mold protrusion. Maximum mold protrusion is 0.25 mm.
- 4. Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane.
- 5. Details of pin 1 identifier are optional but must be located within the zone indicated.

