SCBS056B - OCTOBER 1990 - REVISED JULY 1997


- BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline Packages (DW) and Standard Plastic 300-mil DIPs (N)

### description

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SN74BCT756, SN74BCT757, and SN74BCT760 provide the choice of selected combinations of inverting outputs, symmetrical output-enable  $(\overline{OE})$  inputs, and complementary OE and  $\overline{OE}$  inputs.

The SN74BCT756 is characterized for operation from 0°C to 70°C.


#### DW OR N PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

INPU	JTS	OUTPUT				
ŌĒ	Α	Y				
Н	Χ	Н				
L	L	Н				
L	Н	L				

## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0	.5 V to 7 V
Input voltage range, V <sub>I</sub> –0	.5 V to 7 V
Input current range, I <sub>1</sub>	nA to 5 mA
Voltage range applied to any output in the disabled or power-off state, V <sub>O</sub>	
Voltage range applied to any output in the high state, V <sub>O</sub>	5 V to V <sub>CC</sub>
Current into any output in the low state	128 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): DW package	97°C/W
N package	67°C/W
Storage temperature range, T <sub>stg</sub> –65°C	C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Vон	High-level output voltage			5.5	V
lıK	Input clamp current			-18	mA
loL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C



SCBS056B - OCTOBER 1990 - REVISED JULY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP <sup>†</sup>	MAX	UNIT		
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
ЮН	$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 5.5 V				0.1	mA
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$			0.42	0.55	V
l <sub>l</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V				0.1	mA
lН	V <sub>C</sub> C = 5.5 V,	V <sub>I</sub> = 2.7 V				20	μΑ
Ι <sub>Ι</sub> L	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V				-1	mA
			Outputs high		21	33	
Icc	$V_{CC} = 5.5 \text{ V},$	Outputs open	Outputs low		55	86	mA
			OE disable		6	10	
C <sub>i</sub>	$V_{CC} = 5 V$ ,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$	·		6		pF
Co	V <sub>CC</sub> = 5 V,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			10		pF

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 5 V, $C_{L}$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_{A}$ = 25°C			$V_{CC} = 4.5 \text{ to}$ $C_L = 50 \text{ pF},$ $R1 = 500 \ \Omega,$ $R2 = 500 \ \Omega,$ $T_A = \text{MIN to}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	Δ.		6.2	8.5	10.5	6.2	11.3	ne
t <sub>PHL</sub>	A	ĭ	0.5	2	4.1	0.5	4.2	ns
t <sub>PLH</sub>	ŌĒ		8.2	12.5	14.8	8.2	16.5	ns
<sup>t</sup> PHL	OE .	ſ	3.4	6.8	9.2	3.4	10.3	

<sup>‡</sup> For conditions as MIN or MAX, use the appropriate value specified under recommended operating conditions.



#### PARAMETER MEASUREMENT INFORMATION





- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_r = t_f \leq$  2.5 ns, duty cycle = 50%.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms









10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74BCT756DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT756	Samples
SN74BCT756N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74BCT756N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74BCT756DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74BCT756N	N	PDIP	20	20	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated