

QUAD 2-INPUT "NAND" POWER GATE


MDTL MC930/830 series

MC946F · MC846F, P
MC949F · MC849F, P

QUAD INVERTER


MC946G · MC846G
MC949G · MC849G

This gate element, in the 14-pin flat and dual in-line packages, consists of four 2-input NAND gate circuits. This circuit can be used as a dual 2-input non-inverting gate, or as two bistable circuits when two dual 2-input gates are cross-coupled. Since the metal can (G suffix) has only 10 pins, that circuit consists of four inverters.



MC946F/MC846F, P
 MC949F/MC849F, P

MC946G/MC846G
 MC949G/MC849G



Positive Logic: $3 = 1 \cdot 2$
 Negative Logic: $3 = 1 \cdot \bar{2}$

Positive Logic: $2 = \bar{1}$
 Negative Logic: $2 = \bar{\bar{1}}$

Input Loading Factor = 1

Output Loading Factor:

MC946/MC846 = 8

MC949/MC849 = 7

Total Power Dissipation:


	MC946 MC846	MC949 MC849
Inputs Low	24 mW	24 mW
Inputs High	82 mW	84 mW
50% Duty Cycle	38 mW	84 mW

Propagation Delay Time:

MC946/MC846 = 30 ns typ

MC949/MC849 = 25 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



51

PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56301 and are necessary to design properly with the part. Documentation is available from one of the following locations (see back cover for detailed information):

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the **Additional Support** section of the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

Table 1 DSP56301 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56301 User's Manual	Detailed functional description of the DSP56301 memory configuration, operation, and register programming	DSP56301UM/AD
DSP56301 Technical Data	DSP56301 features list and physical, electrical, timing, and package specifications	DSP56301/D

