

TPS2010A, TPS2011A TPS2012A, TPS2013A

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007

POWER-DISTRIBUTION SWITCHES

FEATURES

- 33-mΩ (5-V Input) High-Side MOSFET Switch
- Short-Circuit and Thermal Protection
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- Typical Rise Time. . . 6.1 ms
- Undervoltage Lockout
- Maximum Standby Supply Current. . . 10 µA
- No Drain-Source Back-Gate Diode
- Available in 8-pin SOIC and 14-Pin TSSOP Packages
- Ambient Temperature Range, –40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection

(TOP VIEW)									
GND [IN [IN [EN [○ 1 2 3 4	8] OUT 7] OUT 6] OUT 5] OUT							
	VP PAC (TOP V								
GND [IN [IN [IN [EN [1 2 3 4 5 6 7	14 OUT 13 OUT 12 OUT 11 OUT 10 OUT 9 OUT 8 OUT							

D PACKAGE

DESCRIPTION

The TPS201xA family of power distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices are $50-m\Omega$ N-channel MOSFET high-side power switches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS201xA limits the output current to a safe level by switching into a constant-current mode. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

GENERAL SWITCH CATALOG												
33 mΩ, single TPS201xA 0.2 A - 2 A TPS202x 0.2 A - 2 A TPS203x 0.2 A - 2 A	80 mΩ, single TPS2014 600 mA TPS2015 1A TPS2045B 500 mA TPS2045A 250 mA TPS2045D 100 mA TPS2045D 250 mA TPS2045A 250 mA TPS2045A 250 mA TPS2045A 250 mA TPS2065 1A TPS2065 1.5 A TPS2069 1.5 A	80 mΩ, dual TPS2042B 500 mA TPS2052B 500 mA TPS2056 250 mA TPS2056 250 mA TPS2066 1 A TPS2066 1 A TPS2060 1.5 A TPS2064 1.5 A	80 mΩ, dual TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	80 mΩ, triple TPS2043B 500 mA TPS2043B 500 mA TPS2057B 500 mA TPS2057A 250 mA TPS2063 1 A TPS2067 1 A		80 mΩ, quad 0 0 0 0 0 0 0 0						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS2010A, TPS2011A TPS2012A, TPS2013A SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007



 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The TPS201xA devices differ only in short-circuit current threshold. The TPS2010A limits at 0.3-A load, the TPS2011 at 0.9-A load, the TPS2012A at 1.5-A load, and the TPS2013A at 2.2-A load (see Available Options). The TPS201xA is available in an 8-pin small-outline integrated-circuit (SOIC) package and in a 14-pin thin-shrink small-outline package (TSSOP) and operates over a junction temperature range of -40°C to 125°C.)

AVAILABLE OPTIONS


TA		RECOMMENDED	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES ⁽¹⁾			
	ENABLE	MAXIMUM CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) ⁽²⁾	TSSOP (PWP) ⁽³⁾		
	A etive low	0.2	0.3	TPS2010AD	TPS2010APWPR		
40°C to 95°C		Activo low	Active low	Activo low	0.6	0.9	TPS2011AD
–40°C to 85°C	Active low	1	1.5	TPS2012AD	TPS2012APWPR		
		1.5	2.2	TPS2013AD	TPS2013APWPR		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2010DR)

(3) The PWP package is only available left-end taped-and-reeled.

TPS201xA FUNCTIONAL BLOCK DIAGRAM



[†]Current Sense

TERMINAL FUNCTIONS

	TERMINAL			
NO.		NO.	I/O	DESCRIPTION
NAME	D PWP			
EN	4	7	I	Enable input. Logic low turns on power switch.
GND	1	1	I	Ground
IN	2, 3	2–6	I	Input voltage
OUT	5–8	8–14	0	Power-switch output

Copyright © 1998–2007, Texas Instruments Incorporated



DETAILED DESCRIPTION

POWER SWITCH

The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m Ω (V_{I(IN)} = 5V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled.

CHARGE PUMP

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

DRIVER

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.

ENABLE (EN)

The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10 μ A when a logic high is present on \overline{EN} . A logic zero input on \overline{EN} restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

CURRENT SENSE

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

THERMAL SENSE

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately 140°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20°C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

TPS2010A, TPS2011A TPS2012A, TPS2013A

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			VALUE	UNIT	
V _{I(IN)}	Input voltage range ⁽²⁾		-0.3 to 6	V	
V _{O(OUT)}	Output voltage range ⁽²⁾	-0.3 to V _{I(IN)} + 0.3	V		
V _{I(EN)}	Input voltage range	-0.3 to 6	V		
I _{O(OUT)}	Continuous output current	Internally Limited			
	Continuous total power dissipation	See Dissipation Rating Table			
TJ	Operating virtual junction temperature	range	-40 to 125	°C	
T _{stg}	Storage temperature range		-65 to 150	°C	
	Lead temperature soldering 1,6 mm (1,	/16 inch) from case for 10 seconds	260	°C	
	Electrostatic discharge protection	Human body model	2	kV	
ESD	Electrostatic discharge protection	200	V		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

DISSIPATION RATINGS

4

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
PWP	700 mW	5.6 mW/°C	448 mW	364 mW

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{I(IN)}	(IN)				5.5	V
V _{IH}	Input voltage		0	5.5	v	
	Continuous output current	TPS2010A		0	0.2	
		TPS2011A		0	0.6	•
I _O		TPS2012A		0	1	A
	TPS2013A			0	1.5	
TJ	Operating virtual junction temperat	ure		-40	125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = \text{rated current}$, $\overline{EN} = 0 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
POWE	R SWITCH								
		V _{I(IN)} = 5 V,	$T_J = 25^{\circ}C$,	I _O = 1.5 A			33	36	
		$V_{I(IN)} = 5 V,$	$T_J = 85^{\circ}C$,	I _O = 1.5 A			38	46	
		$V_{I(IN)} = 5 V,$	$T_J = 125^{\circ}C$,	I _O = 1.5 A	TDC00404		44	50	
		V _{I(IN)} = 3.3 V,	$T_J = 25^{\circ}C$,	I _O = 1.5 A	- TPS2013A		37	41	mΩ
		V _{I(IN)} = 3.3 V,	$T_J = 85^{\circ}C$,	I _O = 1.5 A			43	52	
	Static drain-source on-state	V _{I(IN)} = 3.3 V,	T _J = 125°C,	I _O = 1.5 A			51	61	
r _{DS(on)}	resistance	$V_{I(IN)} = 5 V,$	$T_J = 25^{\circ}C$,	I _O = 0.18 A			30	34	
		$V_{I(IN)} = 5 V,$	$T_J = 85^{\circ}C$,	I _O = 0.18 A			35	41	
		$V_{I(IN)} = 5 V,$	$T_J = 125^{\circ}C$,	I _O = 0.18 A	TDC00404		39	47	
		V _{I(IN)} = 3.3 V,	$T_J = 25^{\circ}C$,	I _O = 0.18 A	TPS2010A		33	37	mΩ
		V _{I(IN)} = 3.3 V,	$T_J = 85^{\circ}C$,	I _O = 0.18 A			39	46	
		V _{I(IN)} = 3.3 V,	T _J = 125°C,	$I_{\rm J} = 125^{\circ}{\rm C}, \qquad I_{\rm O} = 0.18~{\rm A}$			44	56	
	Diag time, autout	V _{I(IN)} = 5.5 V,	$T_J = 25^{\circ}C$,	$C_L = 1 \ \mu F$,	R _L = 10 Ω		6.1		
t _r	Rise time, output	V _{I(IN)} = 2.7 V,	$T_J = 25^{\circ}C$,	$C_L = 1 \ \mu F$,	$R_L = 10 \ \Omega$		8.6		ms
	D'au time autout	V _{I(IN)} = 5.5 V,			$R_L = 10 \ \Omega$		3.4		
t _f	Rise time, output	V _{I(IN)} = 2.7 V,	$T_J = 25^{\circ}C$,	$C_L = 1 \ \mu F$,	$R_L = 10 \ \Omega$		3		ms
ENAB	LE INPUT (EN)								
VIH	High-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 5$	5.5 V			2			V
		4.5 V ≤ V _{I(IN)} ≤ 5	5.5 V					0.8	V
V _{IL}	Low-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 4$	$2.7 \text{ V} \le \text{V}_{1(IN)} \le 4.5 \text{ V}$					0.5	v
I _I	Input current	$\overline{EN} = 0 \text{ V or } \overline{EN}$	$= V_{I(IN)}$			-0.5		0.5	μA
t _{on}	Turnon time	$C_{L} = 100 \ \mu F,$		$R_L = 10 \ \Omega$				20	ms
t _{off}	Turnoff time	C _L = 100 μF,		$R_L = 10 \ \Omega$				40	ms
CURR	ENT LIMIT				I				
				TPS2010A		0.22	0.3	0.4	
	Chart aireuit autrut aurres t	$T_J = 25^{\circ}C, V_I = 3$		TPS2011A		0.66	0.9	1.1	٨
l _{os}	Short-circuit output current	OUT connected Device enable in		TPS2012A		1.1	1.5	1.8	A
				TPS2013A		1.65	2.2	2.7	

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

5

6

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007




ELECTRICAL CHARACTERISTICS (Continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = \text{rated current}$, $\overline{EN} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER	TES	MIN	TYP	MAX	UNIT		
SUPPLY CURRENT							
Supply current low lovel output	No Load on OUT		$T_J = 25^{\circ}C$		0.3	1	
Supply current, low-level output	NO LOAD ON OUT	$\overline{\text{EN}} = V_{I(IN)}$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$			10	μA
Supply ourrent high lovel output	No Lood on OUT	$\overline{EN} = 0 V$	$T_J = 25^{\circ}C$		58	75	
Supply current, high-level output	No Load on OUT	EIN = 0 V	–40°C ≤ T _J ≤ 125°C		75	100	μA
Leakage current	OUT connected to ground	$\overline{EN} = V_{I(IN)}$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$		10		μA
UNDERVOLTAGE LOCKOUT			1				
Low-level input voltage				2		2.5	V
Hysteresis	$T_J = 25^{\circ}C$		100		mV		

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms

Table 1. Timing Diagrams

	FIGURE
Turnon Delay and Rise Time	2
Turnoff Delay and Fall Time	3
Turnon Delay and Rise TIME with 1-µF Load	4
Turnoff Delay and Rise TIME with 1-µF Load	5
Device Enabled into Short	6
TPS2010A, TPS2011A, TPS2012A, and TPS2013A, Ramped Load on Enabled Device	7, 8, 9, 10
TPS2013A, Inrush Current	11
7.9-Ω Load Connected to an Enabled TPS2010A Device	12
3.7-Ω Load Connected to an Enabled TPS2010A Device	13
3.7-Ω Load Connected to an Enabled TPS2011A Device	14
2.6-Ω Load Connected to an Enabled TPS2011A Device	15
2.6-Ω Load Connected to an Enabled TPS2012A Device	16
1.2-Ω Load Connected to an Enabled TPS2012A Device	17
1.2-Ω Load Connected to an Enabled TPS2013A Device	18
0.9-Ω Load Connected to an Enabled TPS2013A Device	19

7

TPS2010A, TPS2011A TPS2012A, TPS2013A

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007







Figure 4. Turnon Delay and Rise Time With 1- μ F Load



SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007




Figure 8. TPS2011A, Ramped Load on Enabled Device


Figure 9. TPS2012A, Ramped Load on Enabled Device

9

TPS2010A, TPS2011A TPS2012A, TPS2013A

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007






Product Folder Link(s): TPS2010A, TPS2011A TPS2012A, TPS2013A

Submit Documentation Feedback

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007



Product Folder Link(s): TPS2010A, TPS2011A TPS2012A, TPS2013A

TPS2010A, TPS2011A TPS2012A, TPS2013A

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007






Figure 18. 1.2-Ω Load Connected to an Enabled TPS2013A Device




Figure 19. 0.9-Ω Load Connected to an Enabled TPS2013A Device




13

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
t _{d(on)}	Turnon delay time	vs Output voltage	20
t _{d(off)}	Turnoff delay time	vs Input voltage	21
t _r	Rise time	vs Load current	22
t _f	Fall time	vs Load current	23
	Supply current (enabled)	vs Junction temperature	24
	Supply current (disabled)	vs Junction temperature	25
	Supply current (enabled)	vs Input voltage	26
	Supply current (disabled)	vs Input voltage	27
I _{OS}	Short-circuit current limit	vs Input voltage	28
		vs Junction temperature	29
r _{DS(on)}	Static drain-source on-state resistance	vs Input voltage	30
		vs Junction temperature	31
		vs Input voltage	32
		vs Junction temperature	33
	Undervoltage lockout	Input voltage vs Temperature	34



TPS2010A, TPS2011A TPS2012A, **TPS2013A**

SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007




Figure 24.

Submit Documentation Feedback

Copyright © 1998–2007, Texas Instruments Incorporated


RUMENTS ww.ti.com

Product Folder Link(s): TPS2010A, TPS2011A TPS2012A, TPS2013A

14




SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007




Product Folder Link(s): TPS2010A, TPS2011A TPS2012A, TPS2013A





UNDERVOLTAGE LOCKOUT



SLVS189C-DECEMBER 1998-REVISED SEPTEMBER 2007



APPLICATION INFORMATION




Figure 35. Typical Application

POWER-SUPPLY CONSIDERATIONS

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load is heavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 6). The TPS201xA senses the short and immediately switches into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figure 12–Figure 19). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figures Figure 77–Figure 10). The TPS201xA is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistance of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find $r_{DS(on)}$ at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from SLVS1892074Figure 30–Figure 33. Next, calculate the power dissipation using:

$$P_D = r_{DS(on)} \times I^2$$

(1)

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

(2)

Where:

 $T_A =$ Ambient Temperature °C

 $R_{\theta JA}$ = Thermal resistance SOIC = 172°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS201xA into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on, with a controlled rise time to reduce EMI and voltage overshoots.

GENERIC HOT-PLUG APPLICATIONS (see Figure 36)

In many applications it may be necessary to remove modules or p-c boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Because of the controlled rise times and fall times of the TPS201xA series, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS201xA also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature guarantees a soft start with a controlled rise time for every insertion of the card or module.




Figure 36. Typical Hot-Plug Implementation

By placing the TPS201xA between the V_{CC} input and the rest of the circuitry, the input power will reach this device first after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

Copyright © 1998–2007, Texas Instruments Incorporated

Product Folder Link(s): TPS2010A, TPS2011A TPS2012A, TPS2013A



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS2010AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2010A	Samples
TPS2010ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2010A	Samples
TPS2011AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2011A	Samples
TPS2011ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2011A	Samples
TPS2011ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2011A	Samples
TPS2011APWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2011A	Samples
TPS2012AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2012A	Samples
TPS2012ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2012A	Samples
TPS2013AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2013A	Samples
TPS2013ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2013A	Samples
TPS2013APWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2013A	Samples
TPS2013APWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2013A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2010ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2011ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2012ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2013ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2013APWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2010ADR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2011ADR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2012ADR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2013ADR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2013APWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0



www.ti.com

TUBE



* ^ 11			
"All	dimensions	are	nominai

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS2010AD	D	SOIC	8	75	507	8	3940	4.32
TPS2011AD	D	SOIC	8	75	507	8	3940	4.32
TPS2011APWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS2012AD	D	SOIC	8	75	507	8	3940	4.32
TPS2013AD	D	SOIC	8	75	507	8	3940	4.32
TPS2013APWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5

PWP 14


GENERIC PACKAGE VIEW

PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP (R-PDSO-G14)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G14) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated