



#### **1** General description

The 33772 is a SMARTMOS lithium-ion battery cell controller IC designed for automotive applications, such as hybrid electric (HEV) and electric vehicles (EV) along with industrial applications, such as energy storage systems (ESS) and uninterruptible power supply (UPS) systems.


The device performs ADC conversions of the differential cell voltages and current, as well as battery coulomb counting and battery temperature measurements. The information is digitally transmitted through the Serial Peripheral Interface (SPI) or Transformer Isolation (TPL) to a microcontroller for processing.

#### 2 Features

- 5.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  30 V operation, 40 V transient
- 3 to 6 cells management
- 0.8 mV total cell voltage measurement error
- Isolated 2.0 Mbps differential communication or 4.0 Mbps SPI
- Addressable on initialization
- Synchronized cell voltage/current measurement with coulomb count
- Total stack voltage measurement
- Seven GPIO/temperature sensor inputs
- 5.0 V reference supply output with 5 mA capability
- · Automatic over/undervoltage and temperature detection routable to fault pin
- Integrated sleep mode over/undervoltage and temperature monitoring
- Onboard 300 mA passive cell balancing with diagnostics
- Hot plug capable
- · Detection of internal and external faults, as open lines, shorts, and leakages
- · Designed to support ISO 26262 up to ASIL D safety system
- Fully compatible with the MC33771 for a maximum of 14 cells
- Qualified in compliance with AEC-Q100



MC33772B Battery cell controller IC




### 3 Simplified application diagram

MC33772B\_SDS Short data sheet: technical data

### MC33772B

#### Battery cell controller IC



MC33772B\_SDS Short data sheet: technical data

MC33772B Battery cell controller IC

#### **Applications** 4

- · Automotive: 12 V to high-voltage battery packs
- · E-bikes, e-scooters
- Energy Storage Systems (ESS)
- Uninterruptible Power Supply (UPS)
- · Battery junction box

#### **Ordering information** 5

#### 5.1 Part numbers definition

### MC33772B x y z AE/R2

| Table 1. Part number breakdown |        |                                |  |
|--------------------------------|--------|--------------------------------|--|
| Code                           | Option | Description                    |  |
| x                              | S      | x = S (SPI communication type) |  |
| ^                              | Т      | x = T (TPL communication type) |  |
|                                | А      | y = A (Advanced)               |  |
| V                              | В      | y = B (Basic)                  |  |
| У                              | С      | y = C (Current)                |  |
|                                | Р      | y = P (Premium)                |  |
|                                | 0      | z = 0 (0 channels)             |  |
| z                              | 1      | z = 1 (3 to 6 channels)        |  |
|                                | 2      | z = 2 (3 to 4 channels)        |  |
|                                | AE     | Package suffix                 |  |
|                                | R2     | Tape and reel indicator        |  |

#### 5.2 Part numbers list

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided at <u>http://www.nxp.com</u>.


| Part Number <sup>[1]</sup> | Precise differential<br>cell voltage |            | Number of<br>monitored | Cell Precision<br>balancing GPIO as | GPIO as  | Functional verification |                                   | Communication |     |
|----------------------------|--------------------------------------|------------|------------------------|-------------------------------------|--|-------------------------|-----------------------------------|---------------|-----|
|                            | СТх                                  | Cell OV/UV | cells                  |                                     | temperature<br>measurement<br>channel and<br>OT/UT | and<br>diagnostics      | channel and<br>coulomb<br>counter | SPI           | TPL |
| MC33772BSA1AE              | Yes                                  | Yes        | 3 to 6                 | Yes                                 | Yes  | Yes                     | No                                | Yes           | No  |
| MC33772BSA2AE              | Yes                                  | Yes        | 3 to 4                 | Yes                                 | Yes  | Yes                     | No                                | Yes           | No  |
| MC33772BSP1AE              | Yes                                  | Yes        | 3 to 6                 | Yes                                 | Yes  | Yes                     | Yes                               | Yes           | No  |
| MC33772BSP2AE              | Yes                                  | Yes        | 3 to 4                 | Yes                                 | Yes  | Yes                     | Yes                               | Yes           | No  |
| MC33772BTA1AE              | Yes                                  | Yes        | 3 to 6                 | Yes                                 | Yes  | Yes                     | No                                | Yes           | Yes |
| MC33772BTA2AE              | Yes                                  | Yes        | 3 to 4                 | Yes                                 | Yes  | Yes                     | No                                | Yes           | Yes |
| MC33772BTB1AE              | Yes                                  | Yes        | 3 to 6                 | No                                  | No   | No                      | No                                | Yes           | Yes |
| MC33772BTC0AE              | No                                   | No         | 0                      | No                                  | Yes  | Yes                     | Yes                               | Yes           | Yes |
| MC33772BTP1AE              | Yes                                  | Yes        | 3 to 6                 | Yes                                 | Yes  | Yes                     | Yes                               | Yes           | Yes |
| MC33772BTP2AE              | Yes                                  | Yes        | 3 to 4                 | Yes                                 | Yes  | Yes                     | Yes                               | Yes           | Yes |

[1] To order parts in tape and reel, add an R2 suffix to the part number.

| Fable 2. | Orderable | part | variations |
|----------|-----------|------|------------|

#### 6 Pinning information

#### 6.1 Pinout diagram



#### 6.2 Pin definitions

#### Table 3. Pin definitions Pin number Pin name **Pin function** Definition 1 VPWR2 Input Power supply input to the 33772 2 VPWR1 Input Power supply input to the 33772 3 FAULT Fault output dependent on user defined internal or external faults. If not used, it must Output be left open. VPRE 4 Output Pre-regulator voltage. Connect to 470 nF capacitor. 5 VCP Output Charge pump capacitor ground, decouple with 10 nF. 6 GNDCP Ground Charge pump capacitor ground 7 CT 6 Input Cell terminal pin 6 input. Terminate to LPF resistor. 8 CB 6 Output Cell balance driver. Terminate to cell 6 cell balance load resistor. 9 CB 6:5 C Output Cell balance 6:5 common. Terminate to cell 6 and 5 common pin. 10 CB\_5 Output Cell balance driver. Terminate to cell 5 cell balance load resistor. Cell terminal pin 5 input. Terminate to LPF resistor. 11 CT 5 Input 12 CT 4 Input Cell terminal pin 4 input. Terminate to LPF resistor. Cell balance driver. Terminate to cell 4 cell balance load resistor. 13 CB 4 Output

MC33772B\_SDS

## MC33772B

#### Battery cell controller IC

| Pin number | Pin name      | Pin function | Definition  |
|------------|---------------|--------------|---|
| 14         | CB_4:3_C      | Output       | Cell balance 4:3 common. Terminate to cell 4 and 3 common pin.  |
| 15         | CB_3          | Output       | Cell balance driver. Terminate to cell 3 cell balance load resistor.  |
| 16         | <br>CT_3      | Input        | Cell terminal pin 3 input. Terminate to LPF resistor.   |
| 17         | <br>CT_2      | Input        | Cell pin 2 input. Terminate to LPF resistor.  |
| 18         | <br>CB_2      | Output       | Cell balance driver. Terminate to cell 2 cell balance load resistor.  |
| 19         | <br>CB 2:1 C  | Output       | Cell balance 2:1 common. Terminate to cell 2 and 1 common pin.  |
| 20         | CB_1          | Output       | Cell balance driver. Terminate to cell 1 cell balance load resistor.  |
| 21         | <br>CT_1      | Input        | Cell pin 1 input. Terminate to LPF resistor.  |
| 22         | CT_REF        | Input        | Cell terminal REF input. Terminate to LPF resistor.   |
| 23         | SPI_COM_EN    | Input        | SPI communication enable input. Wire to VPRE to use SPI communication, else wire to ground to use TPL communication.  |
| 24         | RESET         | Input        | RESET is an active high input. RESET has an internal pull down. If not used, it can be shorted to GND.                |
| 25         | SDA           | I/O          | I <sup>2</sup> C data   |
| 26         | SCL           | I/O          | I <sup>2</sup> C clock  |
| 27         | SO            | Output       | SPI serial output   |
| 28         | VDDIO         | Input        | IO voltage for I <sup>2</sup> C and SPI interfaces. Voltage level corresponding to Logic 1 will be the same as VDDIO. |
| 29         | CSB           | Input        | SPI active low chip select. If not used, it must be shorted to ground.  |
| 30         | VCOM          | Output       | Communication regulator output, decouple with 2.2 $\mu F$ to CGND.  |
| 31         | CGND          | Ground       | Communication decoupling ground, terminate to GNDSUB.   |
| 32         | RDTX_OUT-     | I/O          | TPL receive/transmit output negative  |
| 33         | SCLK/RDTX_IN- | I/O          | SPI clock or TPL receive/transmit input negative  |
| 34         | SI/RDTX_IN+   | I/O          | SPI serial input or TPL receive/transmit input positive   |
| 35         | RDTX_OUT+     | I/O          | TPL receive/transmit output positive  |
| 36         | AN0 GPIO0     | I/O          | General purpose input/output  |
| 37         | AN1 GPIO1     | I/O          | General purpose input/output  |
| 38         | AN2 GPIO2     | I/O          | General purpose input/output  |
| 39         | AN3 GPIO3     | I/O          | General purpose input/output  |
| 40         | AN4 GPIO4     | I/O          | General purpose input/output  |
| 41         | AN5 GPIO5     | I/O          | General purpose input/output  |
| 42         | AN6 GPIO6     | I/O          | General purpose input/output  |
| 43         | ISENSE+       | Input        | Current measurement input +   |
| 44         | ISENSE-       | Input        | Current measurement input –   |
| 45         | AGND          | I/O          | Analog ground, terminate to GNDSUB  |
| 46         | DGND          | I/O          | Digital ground, terminate to GNDSUB   |
| 47         | VANA          | Output       | Precision ADC analog supply. Decouple with 47 nF capacitor to AGND.   |
| 48         | GNDSUB        | Ground       | Ground reference for device, terminate to reference of battery cluster.   |
| 49         | GNDFLAG       | Ground       | Exposed pad, terminate to lowest potential of the battery cluster and to heat dissipation area of PCB.                |

#### 7 General product characteristics

#### 7.1 Ratings and operating requirements relationship

The operating voltage range pertains to the VPWR pins referenced to the AGND pins.

| Table 4. Ratings v                | s. operating requirements   |  |   |                                   |  |  |  |
|-----------------------------------|---|--|---|-----------------------------------|--|--|--|
| Fatal range                       | Lower limited operating range   | Normal operating range   | Upper limited<br>operating range  | Fatal range                       |  |  |  |
| Permanent<br>failure may<br>occur | No permanent failure, but IC functionality is not guaranteed  | 100 % functional   |   | Permanent<br>failure may<br>occur |  |  |  |
| V <sub>PWR</sub> < -0.3 V         | $\begin{array}{l} 5.0 \ V \leq V_{PWR} \leq 6.0 \ V \ (SPI) \\ 6.4 \ V \leq V_{PWR} \leq 7.0 \ V \ (TPL) \\ \hline \textbf{Reset range:} \\ -0.3 \ V \leq V_{PWR} \leq 5.0 \ V \ (SPI) \\ -0.3 \ V \leq V_{PWR} \leq 6.4 \ V \ (TPL) \\ \hline \textbf{POR with } V_{PWR} \ falling: \\ 4.8 \ V \leq V_{PWR} < 5.0 \ V \ (SPI) \\ 6.1 \ V \leq V_{PWR} < 6.4 \ V \ (TPL) \\ \hline \textbf{POR with } V_{PWR} \ conduct \ (SPI) \\ 6.1 \ V \leq V_{PWR} < 6.4 \ V \ (TPL) \\ \hline \textbf{POR with } V_{PWR} \ conduct \ (SPI) \\ 6.1 \ V \leq V_{PWR} \ conduct \ (SPI) \\ 6.1 \ V \leq V_{PWR} \ conduct \ (SPI) \\ \hline \textbf{A} \ S \ S \ S \ S \ S \ S \ S \ S \ S \ $ | 6.0 V ≤ V <sub>PWR</sub> ≤ 30 V (SPI)<br>7.0 V ≤ V <sub>PWR</sub> ≤ 30 V (TPL) | 30 V < V <sub>PWR</sub> ≤ 40 V<br>IC parameters<br>might be out of<br>specification.<br>Detection of V <sub>PWR</sub><br>overvoltage is<br>functional | 40 V < V <sub>PWR</sub>           |  |  |  |
|                                   | Handling r  | Handling range - No permanent failure  |   |                                   |  |  |  |

Table 4. Ratings vs. operating requirements

In both upper and lower limited operating range, no information can be provided about IC performance. Only the detection of  $V_{PWR}$  overvoltage is guaranteed in the upper limited operating range.

Performance in normal operating range is guaranteed only if there is a minimum of three battery cells in the stack.

#### 7.2 Maximum ratings

#### Table 5. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

| Symbol   | Description (rating)  |     | Min  | Мах  | Unit |
|--|---|-----|------|------|------|
| Electrical ratings   |   |     |      |      |      |
| VPWR1, VPWR2   | Supply input voltage  |     | -0.3 | 40   | V    |
| CT6  | Cell terminal voltage   |     | -0.3 | 40   | V    |
| VPWR to CT6  | Voltage across VPWR1,2 pins pair and CT6 pin                    |     | -10  | 10   | V    |
| CT <sub>N</sub> to CT <sub>N-1</sub>   | Cell terminal differential voltage                              | [1] | -0.3 | 6.7  | V    |
| CT <sub>N(CURRENT)</sub>   | Cell terminal input current                                     |     | _    | ±500 | μA   |
| CB <sub>N</sub> to CB <sub>N:N-1_C</sub><br>CB <sub>N:N-1_C</sub> to CB <sub>N-1</sub> | Cell balance differential voltage                               |     | —    | 10   | V    |
| CB <sub>N-1</sub> to CT <sub>N-1</sub>   | Cell balance input to cell terminal input                       |     | -10  | +10  | V    |
| VISENSE  | ISENSE+ and ISENSE- pin voltage                                 |     | -0.5 | 2.5  | V    |
| VCOM   | Maximum voltage may be applied to VCOM pin from external source |     | —    | 5.8  | V    |
| VANA   | Maximum voltage may be applied to VANA pin                      |     | _    | 3.1  | V    |

### MC33772B

#### Battery cell controller IC

| Symbol                   | Description (rating)  | Min  | Max                              | Unit |
|--------------------------|---|------|----------------------------------|------|
| VPRE                     | Maximum voltage which may be applied to VPRE pin from external source   | -    | 7.0                              | V    |
| VCP                      | Maximum voltage which may be applied to VCP pin from external source  | -    | 14                               | V    |
| VDDIO                    | Maximum voltage which may be applied to VDDIO pin from external source  | -    | 5.8                              | V    |
| V <sub>GPIO0</sub>       | GPIO0 pin voltage   | -0.3 | 6.5                              | V    |
| V <sub>GPIOx</sub>       | GPIOx pins (x = 1 to 6) voltage   | -0.3 | VCOM + 0.5                       | V    |
| V <sub>DIG</sub>         | Voltage I <sup>2</sup> C pins (SDA, SCL)  | -0.3 | VDDIO + 0.5                      | V    |
| V <sub>RESET</sub>       | RESET pin   | -0.3 | 6.5                              | V    |
| V <sub>CSB</sub>         | CSB pin   | -0.3 | 6.5                              | V    |
| V <sub>SPI_COMM_EN</sub> | SPI_COMM_EN   | -0.3 | 7.0                              | V    |
| V <sub>SO</sub>          | SO pin  | -0.3 | VDDIO + 0.5                      | V    |
| V <sub>GPIO5,6</sub>     | Maximum voltage for GPIO5 and GPIO6 pins used as current input  | -0.3 | 2.5                              | V    |
| FAULT                    | Maximum applied voltage to pin  | -0.3 | 7.0                              | V    |
| V <sub>COMM</sub>        | Maximum voltage to pins RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, CLK/RDTX_IN-   | -10  | 10                               | V    |
| f <sub>SPI</sub>         | SPI frequency (SPI mode)  | _    | 4.2                              | MHz  |
| BR <sub>TPL</sub>        | Transformer communication bit rate (TPL mode)   | 1.9  | 2.1                              | Mbps |
| f <sub>TPL</sub>         | Transformer signal frequency (TPL mode)   | 3.8  | 4.2                              | MHz  |
| V <sub>ESD</sub>         | ESD voltage<br>Human body model (HBM)<br>Charge device model (CDM)<br>Charge device model corner pins (CDM)   |      | ±2000<br>±500<br>±750            | V    |
| V <sub>ESD</sub>         | ESD voltage (CTx, CBx, GPIOx, ISENSE+, ISENSE–, RDTX_OUT+,<br>RDTX_OUT–, SI/RDTX_IN+, SCLK/ RDTX_IN–)<br>Human body model (HBM)   | [2]  | ±4000                            | V    |
| V <sub>ESD</sub>         | ESD voltage (CTREF, CTx., GPIOx, ISENSE+, ISENSE-, RDTX_<br>OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-)<br>IEC 61000-4-2, Unpowered (Gun configuration: $330 \Omega / 150 \text{ pF}$ )<br>HMM, Unpowered (Gun configuration: $330 \Omega / 150 \text{ pF}$ )<br>ISO 10605:2009, Unpowered (Gun configuration: $2 \text{ k}\Omega / 150 \text{ pF}$ )<br>ISO 10605:2009, Powered (Gun configuration: $2 \text{ k}\Omega / 150 \text{ pF}$ ) |      | ±8000<br>±8000<br>±8000<br>±8000 | V    |

Adjacent CT pins may experience an overvoltage that exceeds their maximum rating during OV/UV functional verification test or during open line diagnostic test. Nevertheless, the IC is completely tolerant to this special situation. ESD testing is performed in accordance with the human body model (HBM) ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ). [1]

[2]

#### 7.3 Thermal characteristics

#### Table 6. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

| Symbol   | Description (rating)  |         | Min               | Мах                  | Unit |  |  |  |
|--|---|---------|-------------------|----------------------|------|--|--|--|
| Thermal ration                                     | Thermal ratings   |         |                   |                      |      |  |  |  |
| T <sub>A</sub><br>T <sub>A</sub><br>T <sub>J</sub> | Operating temperature<br>Ambient (SPI application)<br>Ambient (TPL application)<br>Junction |         | -40<br>-40<br>-40 | +125<br>+105<br>+150 | °C   |  |  |  |
| T <sub>STG</sub>                                   | Storage temperature   |         | -55               | +150                 | °C   |  |  |  |
| T <sub>PPRT</sub>                                  | Peak package reflow temperature   | [1] [2] | -                 | 260                  | °C   |  |  |  |
| Thermal resi                                       | Thermal resistance and package dissipation ratings  |         |                   |                      |      |  |  |  |

MC33772B\_SDS Short data sheet: technical data

### MC33772B

#### Battery cell controller IC

| Symbol                 | Description (rating)  |         | Min | Мах  | Unit |
|------------------------|---|---------|-----|------|------|
| $R_{\Theta J B}$       | Junction-to-board (bottom exposed pad soldered to board) 48 LQFP EP             | [3]     | —   | 11   | °C/W |
| R <sub>OJA</sub>       | Junction-to-ambient, natural convection, single-<br>layer board (1s) 48 LQFP EP | [4] [5] | —   | 72   | °C/W |
| R <sub>OJA</sub>       | Junction-to-ambient, natural convection, four-<br>layer board (2s2p) 48 LQFP EP | [4] [5] | —   | 30   | °C/W |
| R <sub>ØJCTOP</sub>    | Junction-to-case top (exposed pad) 48 LQFP<br>EP                                | [6]     | —   | 24   | °C/W |
| R <sub>ØJCBOTTOM</sub> | Junction-to-case bottom (exposed pad) 48<br>LQFP EP                             | [7]     | _   | 0.98 | °C/W |
| ΨJT                    | Junction to package top, natural convection                                     | [8]     | —   | 4    | °C/W |

Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a [1] malfunction or permanent damage to the device.

NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts [2]

(MC33xxxD enter 33xxx), and review parametrics. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board [3] near the package.

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal. [4]

[5]

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1), with the cold plate [6] temperature used for the case temperature.

[7] [8] Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.

Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letter ( $\Psi$ ) is not available, the thermal characterization parameter is written as Psi-JT.

#### 7.4 Electrical characteristics

#### Table 7. Static and dynamic electrical characteristics

Characteristics noted under conditions: 6.0 V  $\leq V_{PWR} \leq$  30 V (SPI mode) or 7.0 V  $\leq V_{PWR} \leq$  30 V (TPL mode), -40 °C  $\leq T_A \leq$  125 °C (SPI mode) or -40 °C  $\leq T_A \leq$  105 °C (TPL mode), GND = 0 V, unless otherwise stated. Typical values refer to  $V_{PWR} =$  24 V,  $T_A =$  25 °C, unless otherwise noted.

| Symbol                    | Parameter   | Min        | Тур         | Мах      | Unit |
|---------------------------|---|------------|-------------|----------|------|
| Power manager             | nent  | I          |             |          |      |
| V <sub>PWR(FO)</sub>      | Supply voltage<br>Full parameter specification (SPI application)<br>Full parameter specification (TPL application)  | 6.0<br>7.0 |             | 30<br>30 | V    |
| Ivpwr                     | Supply current (base value)<br>Normal mode, cell balance OFF, ADC inactive,<br>SPI communication inactive, IVCOM = 0 mA<br>Normal mode, cell balance OFF, ADC inactive,<br>TPL communication inactive, IVCOM = 0 mA |            | 6.0<br>8.0  |          | mA   |
| IVPWR(TPL_TX)             | Supply current adder when TPL communication active  |            | 50          |          | mA   |
| VPWR(CBON)                | Supply current adder to set all 6 cell balance switches ON  |            | 2.0         |          | mA   |
| Ivpwr(ADC)                | Delta supply current to perform<br>ADC conversions (addend)<br>ADC1-A,B continuously converting<br>ADC2 continuously converting   |            | 4.7<br>1.0  |          | mA   |
| I <sub>VPWR(SS)</sub>     | Supply current in sleep and idle modes,<br>communication inactive, cell balance off,<br>oscillator monitor on, cyclic measurement off   |            |             |          |      |
|                           | SPI mode (TA = 25 °C)   |            | 32          | _        | μA   |
|                           | SPI mode ( $-40 \text{ °C} \le \text{TA} \le 85 \text{ °C}$ )   | —          | —           | 60       |      |
|                           | SPI mode (TA = 125 °C)  | _          | 42          | _        |      |
|                           | TPL mode (TA = 25 °C)   | _          | 75          | _        |      |
|                           | TPL mode (−40 °C ≤ TA ≤ 85 °C)  | —          |             | 100      |      |
|                           | TPL mode (TA = 125 °C)  |            |             | 130      |      |
|                           | Except for 20 V < VPWR ≤ 30 V and within 1200 ms since entering into sleep mode from normal mode  |            |             |          |      |
|                           | SPI mode (TA = 25 °C)   |            | 40          | _        | μA   |
|                           | SPI mode (−40 °C ≤ TA ≤ 85 °C)  |            |             | 75       |      |
|                           | SPI mode (TA = 125 °C)  |            | 42          |          |      |
|                           | TPL mode (TA = 25 °C)   |            | 80          |          |      |
|                           | TPL mode (−40 °C ≤ TA ≤ 85 °C)  |            | _           | 120      |      |
|                           | TPL mode (TA = 125 °C)  |            | _           | 130      |      |
| VPWR(CKMON)               | Clock monitor current consumption   | —          | 5           | _        | μA   |
| V <sub>PWR(OV_FLAG)</sub> | V <sub>PWR</sub> overvoltage fault threshold (flag)   | —          | 33.5        | -        | V    |
| V <sub>PWR(LV_FLAG)</sub> | V <sub>PWR</sub> low-voltage warning threshold (flag)   |            | 7.8         | _        | V    |
| V <sub>PWR(UV_POR)</sub>  | V <sub>PWR</sub> undervoltage shutdown<br>threshold (POR), falling VPWR<br>SPI mode   |            | 4.0         |          | V    |
|                           | TPL mode  |            | 4.9<br>6.25 | _        |      |

## MC33772B

### Battery cell controller IC

| Symbol                       | Parameter   | Min                      | Тур  | Мах                  | Unit        |
|------------------------------|---|--------------------------|------|----------------------|-------------|
| $V_{PWR(UV_RIS)}$            | V <sub>PWR</sub> undervoltage shutdown<br>threshold (POR), rising VPWR                      |                          |      |                      | V           |
|                              | SPI mode  | _                        | 5.8  | _                    |             |
|                              | TPL mode  | —                        | 6.8  |                      |             |
| t <sub>VPWR(FILTER)</sub>    | V <sub>PWR</sub> OV, LV filter  | _                        | 50   | _                    | μs          |
| VPRE power sup               | pply  |                          |      |                      | _           |
| VPRE                         | Pre-regulator voltage range - decouple with 470 nF  |                          |      |                      | V           |
|                              | SPI mode, ILoad = 15 mA<br>SPI mode, ILoad = 15 mA, 5.0 ≤ VPWR < 6.0 V                      | 4.9                      | 5.75 | _                    |             |
|                              | TPL mode, ILoad = 70 mA   |                          | 6.5  | Intex                |             |
| V <sub>PRE(UV TH)</sub>      | PRE undervoltage threshold leading to a reset   |                          | 4.25 |                      | V           |
| VCP power supp               | bly   |                          | 1    |                      |             |
| VCP                          | Charge pump voltage range   | 2 × V <sub>PRE</sub> – 2 | _    | 2 × V <sub>PRE</sub> | V           |
| V <sub>CP(UV_TH)</sub>       | Undervoltage threshold for VCP minus VPRE   |                          | 1.5  |                      | V           |
| VDDIO power su               | pply  |                          |      |                      |             |
| V <sub>DDIO</sub>            | IO supply for I <sup>2</sup> C and SPI interfaces - voltage range                           | _                        | 4.15 | _                    | V           |
| VCOM power su                | pply  |                          |      |                      |             |
| V <sub>COM</sub>             | VCOM output voltage   | _                        | 5.0  | _                    | V           |
| I <sub>VCOM</sub>            | VCOM output current allocated for external use  |                          | _    | 5.0                  | mA          |
| V <sub>COM(UV)</sub>         | VCOM undervoltage fault threshold   |                          | 4.4  | _                    | V           |
| V <sub>COM_HYS</sub>         | VCOM undervoltage hysteresis  |                          | 100  | _                    | mV          |
| t <sub>VCOM(FLT_TIMER)</sub> | VCOM undervoltage fault timer   | _                        | 10   | _                    | μs          |
| t <sub>VCOM(RETRY)</sub>     | VCOM fault retry timer  | _                        | 10   | _                    | ms          |
| V <sub>COM(OV)</sub>         | VCOM overvoltage fault threshold  | 5.4                      | —    | 5.9                  | V           |
| I <sub>LIM(OC)</sub>         | VCOM current limit in TPL mode<br>VCOM current limit SPI mode                               | 65<br>35                 | _    | _                    | mA          |
| R <sub>VCOM(SS)</sub>        | VCOM sleep mode pulldown resistor   |                          | 2.0  |                      | kΩ          |
| t <sub>VCOM</sub>            | VCOM rise time (CL = $2.2 \mu$ F ceramic X7R only)  |                          | _    | 400                  | μs          |
| VANA power su                | ,   |                          |      |                      | <b>P</b> -5 |
| V <sub>ANA</sub>             | VANA output voltage (not used by external circuits)<br>Decouple with 47 nF X7R 0603 or 0402 |                          | 2.65 |                      | V           |
| V <sub>ANA(UV)</sub>         | VANA undervoltage fault threshold   |                          | 2.4  |                      | V           |
| V <sub>ANA_HYS</sub>         | VANA undervoltage hysteresis  |                          | 50   |                      | mV          |
| V <sub>ANA(FLT_TIMER)</sub>  | VANA undervoltage fault timer   |                          | 11   |                      | μs          |
| V <sub>ANA(OV)</sub>         | VANA overvoltage fault threshold  |                          | 2.8  |                      | V           |
| t <sub>VANA(RETRY)</sub>     | VANA fault retry timer  |                          | 10   |                      | ms          |
| I <sub>LIM(OC)</sub>         | VANA current limit  | 5                        | _    | 10                   | mA          |
| R <sub>VANA_RPD</sub>        | VANA sleep mode pull-down resistor  |                          | 1.0  |                      | kΩ          |
| t <sub>VANA</sub>            | VANA rise time (CL = 47 nF ceramic X7R only)  |                          | _    | 100                  | μs          |
| ADC1-A, ADC1-E               |   |                          |      |                      |             |
| CTn <sub>(LEAKAGE)</sub>     | Cell terminal input leakage current   |                          | 10   | _                    | nA          |
| CT <sub>N</sub>              | Cell terminal input current during conversion   |                          | 50   |                      | nA          |
| R <sub>PD</sub>              | Cell terminal open load detection pulldown resistor   |                          | 950  |                      | Ω           |

MC33772B\_SDS

Short data sheet: technical data

© NXP B.V. 2020. All rights reserved.

## MC33772B

### Battery cell controller IC

| Symbol                   | Parameter  | Min  | Тур        | Мах  | Unit   |
|--------------------------|--|------|------------|------|--------|
| V <sub>VPWR_RES</sub>    | VPWR terminal measurement resolution   |      | 2.44148    | _    | mV/LSB |
| V <sub>VPWR_RNG</sub>    | VPWR terminal measurement range  |      |            |      | V      |
| -                        | SPI application  | 5.0  | —          | 36   |        |
|                          | TPL application  | 7.0  | —          | 36   |        |
| VPWR <sub>TERM_ERR</sub> | VPWR terminal measurement accuracy   | -0.5 | —          | 0.5  | %      |
| V <sub>CT_RNG</sub>      | ADC differential input voltage range for CTn to CTn-1  | 0.0  | _          | 4.85 | V      |
| V <sub>CT_ANx_RES</sub>  | Cell voltage and ANx resolution<br>in 15-bit MEAS_xxxx registers   |      | 152.58789  | _    | µV/LSB |
| V <sub>ERR33RT</sub>     | Cell voltage measurement error $V_{CELL}$ = 3.3 V, TA = 25 °C  | _    | ±0.4       | _    | mV     |
| V <sub>ERR</sub>         | Cell voltage measurement error<br>0.1 V $\leq$ V <sub>CELL</sub> $\leq$ 4.85 V   | _    | ±0.7       |      | mV     |
| V <sub>ERR_1</sub>       | Cell voltage measurement error<br>$0 \text{ V} \le \text{V}_{\text{CELL}} \le 1.5 \text{ V}, -40 ^{\circ}\text{C} \le \text{T}_{\text{A}} \le 60 ^{\circ}\text{C}$<br>(or -40 $^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85 ^{\circ}\text{C}$ ) | _    | ±0.4       | _    | mV     |
| V <sub>ERR_2</sub>       | Cell voltage measurement error<br>1.5 V ≤ V <sub>CELL</sub> ≤ 2.7 V, –40 °C ≤ T <sub>A</sub> ≤ 60 °C<br>(or –40 °C ≤ T <sub>J</sub> ≤ 85 °C)   | _    | ±0.4       | _    | mV     |
| V <sub>ERR_3</sub>       | Cell voltage measurement error<br>2.7 V ≤ V <sub>CELL</sub> ≤ 3.7 V, –40 °C ≤ T <sub>A</sub> ≤ 60 °C<br>(or –40 °C ≤ T <sub>J</sub> ≤ 85 °C)   | _    | ±0.5       | _    | mV     |
| V <sub>ERR_4</sub>       | Cell voltage measurement error<br>3.7 V ≤ V <sub>CELL</sub> ≤ 4.3 V, –40 °C ≤ T <sub>A</sub> ≤ 60 °C<br>(or –40 °C ≤ T <sub>J</sub> ≤ 85 °C)   | _    | ±0.7       | _    | mV     |
| V <sub>ERR_5</sub>       | Cell voltage measurement error<br>$1.5 \text{ V} \le \text{V}_{\text{CELL}} \le 4.5 \text{ V}$   |      | ±0.7       |      | mV     |
| V <sub>ANx_ERR</sub>     | Magnitude of ANx error in the<br>entire measurement range:   |      |            |      | mV     |
|                          | Ratiometric measurement  | _    | _          | 16   |        |
|                          | Absolute measurement,<br>input in the range [1.0, 4.5] V   | —    | —          | 10   |        |
|                          | Absolute measurement,<br>input in the range [0, 4.85] V  | _    | _          | 15   |        |
| t <sub>VCONV</sub>       | Single channel net conversion time   |      |            |      | μs     |
|                          | 13-bit resolution  | _    | 6.77       | 10   |        |
|                          | 14-bit resolution  | _    | 9.43       | _    |        |
|                          | 15-bit resolution  | —    | 14.75      | —    |        |
|                          | 16-bit resolution  |      | 25.36      | _    |        |
| V <sub>V_NOISE</sub>     | Conversion noise   |      |            |      | μVrms  |
|                          | 13-bit resolution  | _    | 1800       |      |        |
|                          | 14-bit resolution  | _    | 1000       | _    |        |
|                          | 15-bit resolution<br>16-bit resolution   |      | 600<br>400 | _    |        |
| ADC2/current se          | nse module   |      |            |      |        |
| V <sub>INC</sub>         | ISENSE+/ISENSE- input voltage (reference to AGND)  | -300 | _          | 300  | mV     |
| V <sub>IND</sub>         | ISENSE+/ISENSE- differential input voltage range   | -150 |            |      | mV     |
| VISENSEX(OFFSET)         | ISENSE+/ISENSE- input voltage offset error   |      |            | 0.5  | μV     |
| IGAINERR                 | ISENSE error including nonlinearities  | -0.5 |            | 0.5  | %      |
|                          | ISENSE open load injected current  |      | 130        |      | μΑ     |
| ISENSE_OL                |  |      | 150        |      | μΑ     |

© NXP B.V. 2020. All rights reserved.

## MC33772B

#### Battery cell controller IC

| Symbol                    | Parameter   | Min | Тур    | Max  | Unit   |
|---------------------------|---|-----|--------|------|--------|
| V <sub>ISENSE_OL</sub>    | ISENSE open load detection threshold                                      | _   | 460    | _    | mV     |
| V <sub>2RES</sub>         | Current sense user register resolution                                    |     | 0.6    | _    | µV/LSB |
| V <sub>PGA_SAT</sub>      | PGA saturation half-range   |     |        |      | mV     |
| 10/20/11                  | Gain = 256  |     | 4.9    |      |        |
|                           | Gain = 64   |     | 19.5   |      |        |
|                           | Gain = 16   |     | 78.1   |      |        |
|                           | Gain = 4  | _   | 150    | _    |        |
| V <sub>PGA_ITH</sub>      | Voltage threshold for PGA gain increase                                   |     |        |      | mV     |
|                           | Gain = 256  | —   | _      |      |        |
|                           | Gain = 64   | _   | 2.344  |      |        |
|                           | Gain = 16   | —   | 9.375  |      |        |
|                           | Gain = 4  | _   | 37.50  |      |        |
| V <sub>PGA_DTH</sub>      | Voltage threshold for PGA gain decrease                                   |     |        |      | mV     |
|                           | Gain = 256  | _   | 4.298  | _    |        |
|                           | Gain = 64   | —   | 17.188 |      |        |
|                           | Gain = 16   | _   | 68.750 | _    |        |
|                           | Gain = 4  | —   | —      | _    |        |
| t <sub>AZC_SETTLE</sub>   | Time to perform auto-zero procedure<br>after enabling the current channel | -   | 200    | _    | μs     |
| t <sub>ICONV</sub>        | ADC conversion time including PGA settling time                           |     |        |      | μs     |
|                           | 13-bit resolution   | —   | 19.00  | _    |        |
|                           | 14-bit resolution   | _   | 21.67  | _    |        |
|                           | 15-bit resolution   | _   | 27.00  | _    |        |
|                           | 16-bit resolution   | —   | 37.67  | _    |        |
| V <sub>I_NOISE</sub>      | Noise at 16-bit conversion  |     | 3.01   | _    | μVrms  |
| V <sub>I_NOISE</sub>      | Noise error at 13-bit conversion  |     | 8.33   | _    | μVrms  |
| ADC <sub>CLK</sub>        | ADC2 and ADC1-A,B clocking frequency                                      |     | 6.0    | _    | MHz    |
| Cell balance dr           | ivers   |     |        |      |        |
| V <sub>DS(CLAMP)</sub>    | Cell balance driver VDS active clamp voltage                              | _   | 11     | _    | V      |
| V <sub>OUT(FLT_TH)</sub>  | Output fault detection voltage threshold                                  |     |        |      | V      |
| •001(FL1_IH)              | Balance off (open load)   |     | 0.55   |      | v      |
|                           | Balance on (shorted load)   |     | 0.55   |      |        |
|                           |   |     |        |      |        |
| R <sub>PD_CB</sub>        | Output OFF open load detection pull-down resistor                         |     |        |      | kΩ     |
|                           | Balance off, open load detect disabled                                    | —   | 2.0    | —    |        |
| I <sub>OUT(LKG)</sub>     | Output leakage current  |     |        |      | μA     |
|                           | Balance off, open load detect   | _   | _      | 1.0  |        |
|                           | disabled at $V_{DS}$ = 4.0 V  |     |        |      |        |
| IOUT(LKG DIAG)            | Output leakage current in diagnostic mode                                 |     |        |      | μA     |
|                           | CB x pins, with balance OFF, open   | _   | _      | 15   |        |
|                           | load detect disabled, VDS = 4.0 V   |     |        |      |        |
|                           | CB_X:X-1_C pins, with balance OFF,  | _   | _      | 49   |        |
|                           | open load detect disabled, VDS = $4.0 \text{ V}$                          |     |        |      |        |
| R <sub>DS(on)</sub>       | Drain-to-source on resistance   |     |        |      | Ω      |
|                           | I <sub>OUT</sub> = 300 mA, T <sub>J</sub> = 125 °C                        | —   | —      | 0.80 |        |
|                           | I <sub>OUT</sub> = 300 mA, T <sub>J</sub> = 25 °C                         | —   | 0.5    | _    |        |
|                           | I <sub>OUT</sub> = 300 mA, T <sub>J</sub> = −40 °C                        | —   | 0.4    |      |        |
| L                         | Driver current limitation (shorted resistor)                              | 310 | _      | 950  | mA     |
| I <sub>LIM_CB</sub>       |   |     |        |      |        |
| чым_св<br>t <sub>ON</sub> | Cell balance driver turn on   |     |        |      | μs     |

MC33772B\_SDS Short data sheet: technical data

## MC33772B

### Battery cell controller IC

| Symbol                                   | Parameter   | Min                    | Тур       | Мах              | Unit   |
|--|---|------------------------|-----------|------------------|--------|
| t <sub>OFF</sub>                         | Cell balance driver turn off $R_L = 15 \Omega$ — 200  |                        | _         | μs               |        |
| t <sub>BAL_DEGLICTH</sub>                | Short/open detect filter time   |                        | 20        | _                | μs     |
| Internal temperat                        | ture measurement  |                        |           |                  |        |
| IC_TEMP1_ERR                             | IC temperature measurement error  | -3.0                   | _         | 3.0              | К      |
| IC_TEMP1_RES                             | IC temperature resolution   |                        | 0.032     | _                | K/LSB  |
| TSD_TH                                   | Thermal shutdown  |                        | 170       | _                | °C     |
| TSD_HYS                                  | Thermal shutdown hysteresis   |                        | 10        | _                | °C     |
| Default operation                        | nal parameters  | I.                     | 1         | 1                |        |
| V <sub>CTOV(TH)</sub>                    | Cell overvoltage threshold (8 bits)   | 0.0                    | 4.2       | 5.0              | V      |
| V <sub>CTOV(RES)</sub>                   | Cell overvoltage threshold resolution   |                        | 19.53125  |                  | mV/LSB |
| V <sub>CTUV(TH)</sub>                    | Cell undervoltage threshold (8 bits)  | 0.0                    | 2.5       | 5.0              | V      |
| V <sub>CTUV(RES)</sub>                   | Cell undervoltage threshold resolution  |                        | 19.53125  | _                | mV/LSB |
| V <sub>GPIO_OT(TH)</sub>                 | GPIOx configured as ANx input<br>overtemperature threshold from POR   | _                      | 1.16      | _                | V      |
| V <sub>GPIO_OT(RES)</sub>                | Overtemperature voltage threshold resolution  |                        | 4.8828125 | _                | mV/LSB |
| $V_{\text{GPIO}_{\text{UT}}(\text{TH})}$ | GPIOx configured as ANx input<br>undertemperature threshold from POR  | _                      | 3.82      | _                | V      |
| V <sub>GPIO_UT(RES)</sub>                | Undertemperature voltage threshold resolution   |                        | 4.8828125 | _                | mV/LSB |
|  | input/output GPIOx  |                        |           |                  |        |
| V <sub>IH</sub>                          | Input high-voltage (3.3 V compatible)   | 2.0                    | _         | _                | V      |
| V <sub>IL</sub>                          | Input low-voltage (3.3 V compatible)  |                        | _         | 1.0              | V      |
| V <sub>HYS</sub>                         | Input hysteresis  |                        | 100       | _                | mV     |
| I <sub>IL</sub>                          | Input leakage current<br>Pins tri-state, V <sub>IN</sub> = V <sub>COM</sub> or AGND                             | -100                   | _         | 100              | nA     |
| I <sub>IDL</sub>                         | Differential input leakage current GPIO 5,6<br>GPIO 5,6 configured as digital<br>inputs for current measurement | -30                    | _         | 30               | nA     |
| V <sub>OH</sub>                          | Output high-voltage I <sub>OH</sub> = −0.5 mA   | V <sub>COM</sub> - 0.8 | _         | _                | V      |
| V <sub>OL</sub>                          | Output low-voltage I <sub>OL</sub> = +0.5 mA  |                        | _         | 0.8              | V      |
| V <sub>ADC</sub>                         | Analog ADC input voltage range<br>for ratiometric measurements  | AGND                   | _         | V <sub>COM</sub> | V      |
| V <sub>OL(TH)</sub>                      | Analog input open pin detect threshold  |                        | 0.15      | _                | V      |
| R <sub>OPENPD</sub>                      | Internal open detection pull-down resistor  | 3.8                    | 5.0       | _                | kΩ     |
| t <sub>GPIO0_WU</sub>                    | GPIO0 WU de-glitch filter   |                        | 50        | _                | μs     |
| t <sub>GPIO0_FLT</sub>                   | GPIO0 daisy chain de-glitch filter both edges   |                        | 20        | _                | μs     |
| t <sub>GPIO2_SOC</sub>                   | GPIO2 convert trigger de-glitch filter  |                        | 2.0       | _                | μs     |
| t <sub>GPIOx_DIN</sub>                   | GPIOx configured as digital input de-glitch filter  | 2.5                    | —         | 5.6              | μs     |
| Reset input                              | r   | 1                      | 1         | 1                |        |
| V <sub>IH_RST</sub>                      | Input high-voltage (3.3 V compatible)   | 2.0                    | _         | _                | V      |
| V <sub>IL_RST</sub>                      | Input low-voltage (3.3 V compatible)  |                        | _         | 1.0              | V      |
| -<br>V <sub>HYS</sub>                    | Input hysteresis  |                        | 0.6       | _                | V      |
| <b>t</b> RESETFLT                        | RESET de-glitch filter  |                        | 100       | _                | μs     |

MC33772B\_SDS Short data sheet: technical data © NXP B.V. 2020. All rights reserved.

## MC33772B

#### Battery cell controller IC

| Symbol                 | Parameter   | Min                     | Тур            | Max            | Unit        |
|------------------------|---|-------------------------|----------------|----------------|-------------|
| R <sub>RESET_PD</sub>  | Input logic pull down (RESET)   | _                       | 100            | _              | kΩ          |
| SPI_COM_EN             | input   |                         |                |                |             |
| V <sub>IH</sub>        | Input high-voltage (3.3 V compatible)   | 2.0                     | _              |                | V           |
| V <sub>IL</sub>        | Input low-voltage (3.3 V compatible)  |                         | _              | 1.0            | V           |
| V <sub>HYS</sub>       | Input hysteresis  |                         | 450            |                | mV          |
|                        | r TPL communication   |                         |                |                |             |
| RX <sub>TERM</sub>     | Bus termination resistor (open  |                         | 150            |                | Ω           |
| I TERM                 | resistor when bus switch is closed)   |                         | 150            |                | 32          |
|                        | bus switch is closed, then the termination resistor is open, else the te<br>ch must be open, so that the transmission line is properly terminated |                         | or is connecte | ed. At the end | of the dais |
| Digital interfa        | ce  |                         |                |                |             |
| V <sub>FAULT_HA</sub>  | FAULT output (high active, IOH = 1.0 mA)  | 3.9                     | 4.9            | 6.0            | V           |
| -                      | FAULT output (High Active, IOH = 1.0 mA), SPI mode, $5.0 \le VPWR \le 6.0 V$  | 2.9                     | _              | 6.0            |             |
| FAULT_CL               | FAULT output current limit  | 3.0                     | _              | 25             | mA          |
| R <sub>FAULT_PD</sub>  | FAULT output pulldown resistance  |                         | 100            |                | kΩ          |
| V <sub>IH_COMM</sub>   | Voltage threshold to detect the input as high   |                         |                |                | V           |
| _                      | SI/RDTX_IN+, SCLK/RDTX_IN–, CSB, SDA,<br>SCL (NOTE: needs to be 3.3 V compatible)   | —                       | _              | 2.0            |             |
| V <sub>IL_COMM</sub>   | Voltage threshold to detect the input as low SI/RDTX_IN+, SCLK/RDTX_IN–, CSB, SDA, SCL  | 0.8                     | _              | _              | V           |
| V <sub>HYS</sub>       | Input hysteresis  |                         |                |                | mV          |
|                        | SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL   |                         | 100            | —              |             |
| I <sub>LOGIC_SS</sub>  | Sleep state input logic current   |                         |                |                | nA          |
|                        | CSB   | -100                    | _              | 100            |             |
| R <sub>SCLK_PD</sub>   | Input logic pulldown resistance<br>(SCLK/RDTX_IN–, SI/RDTX+)  | _                       | 20             | -              | kΩ          |
| R <sub>I_PU</sub>      | Input logic pullup resistance to $V_{\mbox{COM}}$ (CSB, SDA, SCL)   | —                       | 100            | —              | kΩ          |
| I <sub>SO_TRI</sub>    | Tri-state SO input current 0 V to V <sub>COM</sub>  | -2.0                    | _              | 2.0            | μA          |
| V <sub>SO_HIGH</sub>   | SO high-state output voltage with $I_{SO(HIGH)} = -2.0 \text{ mA}$  | V <sub>DDIO</sub> - 0.4 | _              |                | V           |
| V <sub>SO_LOW</sub>    | SO, SDA, SLK low-state output voltage with $I_{SO(HIGH)} = -2.0 \text{ mA}$   | _                       | _              | 0.4            | V           |
| CSB <sub>WU_FLT</sub>  | CSB wake-up de-glitch filter, low to high transition  |                         | 50             |                | μs          |
| <br>System timing      | g   |                         | 1              |                | ]           |
| t <sub>CELL</sub> CONV | Time needed to acquire all 6 cell voltages and  |                         |                |                | μs          |
|                        | the current after an on demand conversion   |                         |                |                |             |
|                        | 13-bit resolution   |                         | 41             | —              |             |
|                        | 14-bit resolution   | _                       | 57             | -              |             |
|                        | 15-bit resolution   | _                       | 89             | -              |             |
|                        | 16-bit resolution   |                         | 152            |                |             |
| t <sub>SYNC</sub>      | V/I synchronization time  |                         |                |                | μs          |
|                        | ADC1-A,B at 13 bit, ADC2 at 13 bit  | —                       | 41.39          |                |             |
|                        | ADC1-A,B at 14 bit, ADC2 at 13 bit  | —                       | 42.71          | —              |             |
|                        | ADC1-A,B at 15 bit, ADC2 at 13 bit  | —                       | 47.37          |                |             |
|                        | ADC1-A,B at 16 bit, ADC2 at 13 bit  | — —                     | 95.14          | — —            |             |

## MC33772B

#### Battery cell controller IC

| Symbol                   | Parameter  | Min | Тур   | Мах | Unit |
|--------------------------|--|-----|-------|-----|------|
| t <sub>SYNC</sub>        | V/I synchronization time   |     |       |     | μs   |
|                          | ADC1-A,B at 13 bit, ADC2 at 14 bit                                   | —   | 46.73 |     |      |
|                          | ADC1-A,B at 14 bit, ADC2 at 14 bit                                   | _   | 48.05 |     |      |
|                          | ADC1-A,B at 15 bit, ADC2 at 14 bit                                   | —   | 50.71 |     |      |
|                          | ADC1-A,B at 16 bit, ADC2 at 14 bit                                   | —   | 92.47 | —   |      |
| t <sub>SYNC</sub>        | V/I synchronization time   |     |       |     | μs   |
|                          | ADC1-A,B at 13 bit, ADC2 at 15 bit                                   | —   | 57.39 | —   |      |
|                          | ADC1-A,B at 14 bit, ADC2 at 15 bit                                   | —   | 58.71 | —   |      |
|                          | ADC1-A,B at 15 bit, ADC2 at 15 bit                                   | _   | 61.37 | —   |      |
|                          | ADC1-A,B at 16 bit, ADC2 at 15 bit                                   | _   | 87.14 | _   |      |
| t <sub>SYNC</sub>        | V/I synchronization time   |     |       |     | μs   |
|                          | ADC1-A,B at 13 bit, ADC2 at 16 bit                                   | _   | 78.73 | _   |      |
|                          | ADC1-A,B at 14 bit, ADC2 at 16 bit                                   | _   | 80.05 | _   |      |
|                          | ADC1-A,B at 15 bit, ADC2 at 16 bit                                   | —   | 82.71 | —   |      |
|                          | ADC1-A,B at 16 bit, ADC2 at 16 bit                                   | _   | 88.02 | —   |      |
| t <sub>VPWR(READY)</sub> | Time after VPWR connection for the IC to be ready for initialization | —   | _     | 5.0 | ms   |
| t <sub>WAKE-UP</sub>     | Sleep mode to normal mode device ready                               |     |       |     | μs   |
|                          | Wake-up from fault   | _   | _     | 400 |      |
|                          | Wake-up from GPIO  | _   | _     | 400 |      |
|                          | Wake-up from network   | _   | _     | 400 |      |
|                          | Wake-up from CSB   | _   | _     | 400 |      |
|                          | Sleep mode to normal mode time after TPL bus wake-up                 |     | _     | 1.0 | ms   |
| t <sub>WAKE_DELAY</sub>  | Time between wake pulses   |     | 600   | _   | μs   |
| t <sub>IDLE</sub>        | Idle timeout after POR   |     | 60    | _   | S    |
| t <sub>WAKE_INIT</sub>   | Wake-up signaling timeout after POR                                  |     | 0.65  | _   | S    |
| t <sub>BALANCE</sub>     | Cell balance timer range   | 0.5 | _     | 511 | min  |
| t <sub>CYCLE</sub>       | Cyclic acquisition timer range                                       | 0.0 | _     | 8.5 | S    |
| t <sub>FAULT</sub>       | Fault detection to activation of fault pin                           |     |       |     | μs   |
|                          | Normal mode  | —   | —     | 56  |      |
| t <sub>EOC</sub>         | SOC to data ready (includes post processing of data)                 |     |       |     | μs   |
|                          | 13-bit resolution  | _   | 148   | _   |      |
|                          | 14-bit resolution  | _   | 201   | _   |      |
|                          | 15-bit resolution  | _   | 307   | _   |      |
|                          | 16-bit resolution  | _   | 520   | _   |      |
| t <sub>SETTLE</sub>      | Time after SOC to begin converting with ADC1-A,B                     | _   | 12.28 | _   | μs   |
| t <sub>CLST_TPL</sub>    | Time needed to send an SOC command and read                          |     |       |     | ms   |
| _                        | back 6 cell voltages, 7 temperatures, 1 current, and                 |     |       |     |      |
|                          | 1 coulomb counter with TPL communication working                     |     |       |     |      |
|                          | at 2.0 Mbps and ADC1-A,B configured as follows:                      |     |       |     |      |
|                          | 13-bit resolution  | —   | 0.79  | _   |      |
|                          | 14-bit resolution  | —   | 0.85  | _   |      |
|                          | 15-bit resolution  | _   | 0.95  | _   |      |
|                          | 16-bit resolution  | _   | 1.16  | _   |      |

### MC33772B

#### Battery cell controller IC


| Symbol                    | Parameter  |     | Min | Тур  | Max  | Unit |
|---------------------------|--|-----|-----|------|------|------|
| t <sub>CLST_SPI</sub>     | Time needed to send an SOC command and read<br>back 6 cell voltages, 7 temperatures, 1 current, and<br>1 coulomb counter with SPI communication working<br>at 4.0 Mbps and ADC1-A,B configured as follows: |     |     |      |      | ms   |
|                           | 13-bit resolution  |     |     | 0.48 |      |      |
|                           | 14-bit resolution  |     | _   | 0.54 | _    |      |
|                           | 15-bit resolution  |     | _   | 0.64 | _    |      |
|                           | 16-bit resolution  |     | _   | 0.86 | _    |      |
| t <sub>I2C_DOWNLOAD</sub> | Time to download EEPROM calibration after POR  |     | _   |      | 1.0  | ms   |
| t <sub>I2C_ACCESS</sub>   | EEPROM access time, EEPROM write (depends on device selection)   |     | —   | 5.0  | —    | ms   |
| t <sub>WAVE_DC_BITx</sub> | Daisy chain duty cycle off time  |     |     |      |      | μs   |
|                           | <sup>t</sup> WAVE_DC_BITx = 00   |     | _   | 500  |      |      |
| t <sub>WAVE_DC_BITx</sub> | Daisy chain duty cycle off time  |     |     |      |      | ms   |
|                           | twave_dc_bitx = 01   |     | —   | 1.0  | —    |      |
| t <sub>WAVE_DC_BITx</sub> | Daisy chain duty cycle off time  |     |     | 10   |      | ms   |
|                           | twave_dc_bitx = 10   |     |     | 10   |      |      |
| twave_dc_bitx             | Daisy chain duty cycle off time  |     |     | 100  |      | ms   |
| •                         | twave_DC_BITx = 11   |     |     |      | <br> |      |
| twave_dc_on               | Daisy chain duty cycle on time   |     |     | 500  | 550  | μs   |
| t <sub>COM_LOSS</sub>     | Time out to reset the IC in the<br>absence of communication  |     | —   | 1024 | _    | ms   |
| SPI interface             |  |     |     |      |      | !    |
| F <sub>SCK</sub>          | CLK/RDTX_IN– frequency   |     |     | _    | 4.0  | MHz  |
| t <sub>scк_н</sub>        | SCLK/RDTX_IN- high time (A)  | [1] | 125 | _    | _    | ns   |
| t <sub>scк_L</sub>        | SCLK/RDTX_IN- high time (B)  | [1] | 125 | _    | _    | ns   |
| t <sub>scк</sub>          | SCLK/RDTX_IN- period (A+B)   | [1] | 250 | —    | —    | ns   |
| t <sub>FALL</sub>         | SCLK/RDTX_IN- falling time   |     | —   | —    | 15   | ns   |
| t <sub>RISE</sub>         | SCLK/RDTX_IN- rising time  |     | —   | —    | 15   | ns   |
| t <sub>SET</sub>          | SCLK/RDTX_IN- setup time (O)   | [1] | 20  | —    | —    | ns   |
| t <sub>HOLD</sub>         | SCLK/RDTX_IN- hold time (P)  | [1] | 20  | —    | —    | ns   |
| t <sub>SI_SETUP</sub>     | SI/RDTX_IN+ setup time (F)   | [1] | 40  | _    | _    | ns   |
| t <sub>SI_HOLD</sub>      | SI/RDTX_IN+ hold time (G)  | [1] | 40  |      | _    | ns   |
| t <sub>SO_VALID</sub>     | SO data valid, rising edge of SCLK/<br>RDTX_IN− to SO data valid (I)   | [1] | —   | _    | 40   | ns   |
| t <sub>SO_EN</sub>        | SO enable time (H)   | [1] |     | _    | 40   | ns   |
| t <sub>SO_DISABLE</sub>   | SO disable time (K)  | [1] |     | _    | 40   | ns   |
| t <sub>CSB_LEAD</sub>     | CSB lead time (L)  | [1] | 100 |      | _    | ns   |
| t <sub>CSB_LAG</sub>      | CSB lag time (M)   | [1] | 100 |      | _    | ns   |
| t <sub>TD</sub>           | Sequential data transfer delay (N)   | [1] | 1.0 | _    | _    | μs   |
| TPL interface [2          |  |     |     |      |      |      |

See Figure 4
 Detailed application information about how to build a TPL daisy chain can be found in the AN12605 application note dedicated to communication.

MC33772B

Battery cell controller IC

#### 7.5 Timing diagrams



#### 8 Packaging


#### 8.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to <u>www.nxp.com</u> and perform a keyword search for the drawing's document number.

#### Table 8. Package Outline

| Package        | Suffix | Package outline drawing number |
|----------------|--------|--------------------------------|
| 48-pin LQFP-EP | AE     | SOT1571-1                      |


MC33772B Battery cell controller IC



MC33772B\_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC



MC33772B Battery cell controller IC

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

 $\sqrt{5}$ , dimension to be determined at seating plane c.

6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.

A THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

8. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

9. HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

| © NXP SEMICONDUC    | TORS N.V. ALL RIGHTS RESE | RVED            | DATE: 1   | 4 DEC 2017 |
|---------------------|---------------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE  | STANDARD:                 | DRAWING NUMBER: | REVISION: |            |
|                     | JEDEC MS-026 BBC          | SOT1571-1       | F         |            |
| <br>Dealers and the |                           |                 |           |            |

Figure 6. Package outline

MC33772B\_SDS Short data sheet: technical data

### 9 Revision history

| Table 9. Revision history |                                   |   |               |                    |  |
|---------------------------|-----------------------------------|---|---------------|--------------------|--|
| Document ID               | Release date                      | Data sheet status                         | Change notice | Supersedes         |  |
| MC33772B_SDS v.6.0        | 20200402                          | Technical data                            | 2020030321    | MC33772B_SDS v.5.0 |  |
| Modifications             | <ul> <li>Revision upda</li> </ul> | Revision updated to match full data sheet |               |                    |  |
| MC33772B_SDS v.5.0        | 20181108                          | Technical data                            | 2018060361    | MC33772B_SDS v.4.0 |  |
| MC33772B_SDS v.4.0        | 20180731                          | Technical data                            | —             | MC33772B_SDS v.3.0 |  |
| MC33772B_SDS v.3.0        | 20180608                          | Technical data                            | —             | _                  |  |

#### **10 Legal information**

#### 10.1 Data sheet status

| Document status <sup>[1][2]</sup>       | Product status <sup>[3]</sup> | Definition   |
|---|-------------------------------|--|
| [short] Data sheet: product preview     | Development                   | This document contains certain information on a product under development. NXP reserves the right to change or discontinue this product without notice.  |
| [short] Data sheet: advance information | Qualification                 | This document contains information on a new product. Specifications and information herein are subject to change without notice.   |
| [short] Data sheet: technical data      | Production                    | This document contains the product specification. NXP Semiconductors reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. |

Please consult the most recently issued document before initiating or completing a design. [1]

[2] The term 'short data sheet' is explained in section "Definitions". [3]

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### **10.2 Definitions**

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a technical data data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the technical data data sheet.

#### 10.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

MC33772B SDS Short data sheet: technical data © NXP B.V. 2020. All rights reserved.

#### MC33772B Battery cell controller IC

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **10.4 Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

SMARTMOS — is a trademark of NXP B.V.

#### **Tables**

| Tab. 1. | Part number breakdown4              |
|---------|-------------------------------------|
| Tab. 2. | Orderable part variations5          |
| Tab. 3. | Pin definitions6                    |
| Tab. 4. | Ratings vs. operating requirements8 |
| Tab. 5. | Maximum ratings8                    |
|         |                                     |

| ) |
|---|
|   |
| ) |
| 3 |
| 9 |

#### **Figures**

| Fig. 1. | Simplified application diagram, SPI use case2 |
|---------|---|
| Fig. 2. | Simplified application diagram, TPL use       |
|         | case3   |
| Fig. 3. | Pinout diagram6                               |

| Fig. 4. | Low-voltage SPI interface timing    | 19 |
|---------|-------------------------------------|----|
| Fig. 5. | Transformer communication signaling | 19 |
| Fig. 6. | Package outline                     | 20 |

# MC33772B

#### Battery cell controller IC

#### **Contents**

| 1   | General description                | 1  |
|-----|------------------------------------|----|
| 2   | Features                           | 1  |
| 3   | Simplified application diagram     | 2  |
| 4   | Applications                       | 4  |
| 5   | Ordering information               | 4  |
| 5.1 | Part numbers definition            | 4  |
| 5.2 | Part numbers list                  | 5  |
| 6   | Pinning information                | 6  |
| 6.1 | Pinout diagram                     |    |
| 6.2 | Pin definitions                    | 6  |
| 7   | General product characteristics    | 8  |
| 7.1 | Ratings and operating requirements |    |
|     | relationship                       | 8  |
| 7.2 | Maximum ratings                    | 8  |
| 7.3 | Thermal characteristics            | 9  |
| 7.4 | Electrical characteristics         | 11 |
| 7.5 | Timing diagrams                    | 19 |
| 8   | Packaging                          | 19 |
| 8.1 | Package mechanical dimensions      | 19 |
| 9   | Revision history                   | 23 |
| 10  | Legal information                  | 24 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 April 2020 Document identifier: MC33772B\_SDS