# life.augmented

## STF140N6F7

## N-channel 60 V, 0.0031 Ω typ., 70 A STripFET™ F7 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



## Features

Order code	VDS	RDS(on) max.	ID	Ртот
STF140N6F7	60 V	0.0035 Ω	70 A	33 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

### Applications

• Switching applications

## Description

This N-channel Power MOSFET utilizes STripFET<sup>™</sup> F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STF140N6F7	140N6F7	TO-220FP	Tube

DocID027730 Rev 3

This is information on a product in full production.

#### Contents

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
VDS	Drain-source voltage	60	V
V <sub>GS</sub>	Gate-source voltage	±20	V
له <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	70	•
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	50	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	280	А
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	33	W
Eas <sup>(3)</sup>	Single pulse avalanche energy	250	mJ
dV/dt <sup>(4)</sup>	Drain-body diode dynamic dV/dt ruggedness	7.1	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c = 25$ °C)	2500	V
T <sub>stg</sub>	Storage temperature -55 t		℃
Tj	Maximum junction temperature	175	C

#### Notes:

<sup>(1)</sup> Current is limited by package.

 $^{\left( 2\right) }$  Pulse width is limited by safe operating area.

 $^{(3)}$  Starting  $T_j$  = 25°C,  $I_D$  = 20 A,  $V_{DD}$  = 30 V.

 ${}^{(4)}I_{SD}{=}\ 70\ A;\ di/dt = 600\ A/\mu s;\ V_{DD} = 48\ V;\ T_j < T_{jmax}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.5	
Rthj-amb	Thermal resistance junction-ambient	62.5 °C/W	



## 2 Electrical characteristics

 $(T_{case} = 25 \text{ °C unless otherwise specified})$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}=0\ V,\ I_{D}=1\ mA$	60			v
	Zoro goto voltago drain	$V_{GS}=0~V,~V_{DS}=60~V$			1	
IDSS	Zero gate voltage drain current	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \ V, \ V_{DS} = 60 \ V, \\ T_j = 125 \ ^\circ C \end{array}$			100	μA
Igss	Gate-body leakage current	$V_{\text{DS}}=0~V,~V_{\text{GS}}=20~V$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}},  I_{\text{D}} = 250 \; \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 35 \text{ A}$		0.0031	0.0035	Ω

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3100	-	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	1520	-	рF
Crss	Reverse transfer capacitance		-	193	-	P
Qg	Total gate charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 70 A,	-	55	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 14: "Test</i>	-	19	-	nC
Q <sub>gd</sub>	Gate-drain charge	circuit for gate charge behavior")	-	18	-	

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 35 \text{ A R}_{G} = 4.7 \Omega,$	-	24	-	
tr	Rise time	V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for resistive load switching	-	68	-	
$t_{d(off)}$	Turn-off delay time	times" and Figure 18: "Switching	-	39	-	ns
t <sub>f</sub>	Fall time	time waveform")	-	20	-	



#### Electrical characteristics


_	Table 7: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = 70 A$	-		1.2	V
trr	Reverse recovery time	I <sub>SD</sub> = 70 A, di/dt = 100 A/µs,	-	42.4		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times")		38.2		nC
IRRM	Reverse recovery current			1.8		А


#### Notes:


 $^{(1)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.



2.1












#### **Electrical characteristics**










57

DocID027730 Rev 3

## 3 Test circuits







DocID027730 Rev 3




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







DocID027730 Rev 3



#### STF140N6F7

#### Package information

Package informatio			
	Table 8: TO-220FP pac	kage mechanical data	
Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2



## 5 Revision history

Date	Revision	Changes	
09-Apr-2015	1	First release.	
17-Apr-2015	2	Throughout document: - minor text edits - updated drain-source on-resistance values	
14-Jan-2016	3	Updated Table 2: "Absolute maximum ratings".	

Table 9: Document revision history



#### STF140N6F7

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

