

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

**Trimmed Offset Voltage:** 

TLC277 . . . 500 μV Max at 25°C,  $V_{DD} = 5 V$ 

- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over **Specified Temperature Range:**

 $0^{\circ}$ C to  $70^{\circ}$ C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V


- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Low Noise . . . Typically 25 nV/√Hz at f = 1 kHz
- **Output Voltage Range Includes Negative** Rail
- High Input impedance . . .  $10^{12} \Omega$  Typ
- **ESD-Protection Circuitry**
- **Small-Outline Package Option Also** Available in Tape and Reel
- **Designed-in Latch-Up Immunity**

#### description

The TLC272 and TLC277 precision dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose BiFET devices.


These devices use Texas instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these costeffective devices ideal for applications which have previously been reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the



NC - No internal connection

## **DISTRIBUTION OF TLC277**



low-cost TLC272 (10 mV) to the high-precision TLC277 (500 μV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

LinCMOS is a trademark of Texas Instruments Incorporated.

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

#### **AVAILABLE OPTIONS**

			PAC	KAGED DEVIC	CES		CHIP
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)
0°C to 70°c	500 μV 2 mV 5 mV 10mV	TLC277CD TLC272BCD TLC272ACD TLC272CD	_ _ _ _	_ _ _ _	TLC277CP TLC272BCP TLC272ACP TLC272CP	   TLC272CPW	   TLC272Y
-40°C to 85°C	500 μV 2 mV 5 mV 10 mV	TLC277ID TLC272BID TLC272AID TLC272ID	_ _ _ _	_ _ _ _	TLC277IP TLC272BIP TLC272AIP TLC272IP	1	1111
-55°C to 125°C	500 μV 10 mV	TLC277MD TLC272MD	TLC277MFK TLC272MFK	TLC277MJG TLC272MJG	TLC277MP TLC272MP		_ _

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

#### description (continued)

In general, many features associated with bipolar technology are available on LinCMOS™ operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.


The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The I-suffix devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The M-suffix devices are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.




#### equivalent schematic (each amplifier)



#### **TLC272Y** chip information

This chip, when properly assembled, displays characteristics similar to the TLC272C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub> (see Note 1)	18 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	$\dots \dots \pm V_{DD}$
Input voltage range, V <sub>I</sub> (any input)	0.3 V to V <sub>DD</sub>
Input current, I <sub>1</sub>	±5 mA
output current, IO (each output)	±30 mA
Total current into V <sub>DD</sub>	45 mA
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation	,
·	0°C to 70°C
Operating free-air temperature, T <sub>A</sub> : C suffix	0°C to 70°C –40°C to 85°C
Operating free-air temperature, T <sub>A</sub> : C suffix	0°C to 70°C 40°C to 85°C 55°C to 125°C
Operating free-air temperature, T <sub>A</sub> : C suffix	
Operating free-air temperature, T <sub>A</sub> : C suffix  I suffix  M suffix  Storage temperature range	0°C to 70°C40°C to 85°C55°C to 125°C65°C to 150°C260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
  - 2. Differential voltages are at IN+ with respect to IN-.
  - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	N/A
FK	1375 mW	11 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	N/A
PW	525 mW	4.2 mW/°C	336 mW	N/A	N/A

#### recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		3	16	4	16	4	16	V
Common mode input voltage. Via	V <sub>DD</sub> = 5 V	-0.2	3.5	-0.2	3.5	0	3.5	\ <u>'</u>
Common-mode input voltage, V <sub>IC</sub>	V <sub>DD</sub> = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

No   No   No   No   No   No   No   No		PARAMETER		TEST CONDI	TIONS	T <sub>A</sub> †	TLC272 TLC272			UNIT
No supply of the section of the se							MIN	TYP	MAX	
No supply of the section of the se			TI C070C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
No N			1102720	$R_S = 50 \Omega$ ,		Full range			12	\/
Note			TI C070AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	IIIV
TLC272BC   NG = 1.4 V, NG = 0, RE = 10 kD   Full range   Serice	\/	lanut offeet voltege	TLGZTZAG	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			6.5	
No continue	VIO	input oliset voltage	TI COZODO	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		230	2000	
$ \frac{ E  }{ E  } = \frac{ E  }{ E $			TLCZIZBC		$R_L = 10 \text{ k}\Omega$	Full range			3000	\/
No compon-mode input voltage   No compon-mode   N			TI C077C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		200	500	μν
No   Imput offset current (see Note 4)   No = 2.5 V,   V C = 2.5 V			I ILOZIIO		$R_L = 10 \text{ k}\Omega$	Full range			1500	
In   In   In   In   In   In   In   In	$\alpha_{\text{VIO}}$	Temperature coefficient of input of	ffset voltage					1.8		μV/°C
No common-mode input voltage range (see Note 4)   VO = 2.5 V,   VIC = 2.5 V   VIC = 3	1	Input offeet current (see Note 4)		V= 25V	\\ 0.E.\\	25°C		0.1		- A
In   In   In   In   In   In   In   In	I IIO	input offset current (see Note 4)		VO = 2.5 V,	AIC = 5.2 A	70°C		7	300	рA
Variable	1	land him summer (as a Nata 4)		V- 05V	V:- 0.5.V	25°C		0.6		^
$ V_{ICR} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	l IIB	input bias current (see Note 4)		VO = 2.5 V,	VIC = 5.5 V	70°C		40	600	рА
Vocation							-0.2	-0.3		
$\begin{array}{c} V_{ICR} \\ (\text{see Note 5}) \\ \hline \\ V_{OH} \\ \hline \\ V_{OH} \\ \hline \\ V_{OL} \\ \hline \\ V_{OL} \\ \hline \\ Low-level output voltage \\ \hline \\ V_{ID} = 100  \text{mV}, \\ \hline \\ V_{ID} = 100  \text{mV}$						25°C				V
$V_{OH}  \text{High-level output voltage}  V_{ID} = 100  \text{mV},  R_L = 10  \text{k} \\ V_{OE}  \text{Low-level output voltage}  V_{ID} = 100  \text{mV},  R_L = 10  \text{k} \\ V_{ID} = 100  \text{mV},  R_L = 10  \text{k} \\ \text{Moreover of the provided output voltage}  Moreover of the provided output volta$	VICR		ge					4.2		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(see Note 5)				Full range				V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						T dil range				•
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	25°C	3.2	3.8		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 10 \text{ k}\Omega$	0°C	3	3.8		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						70°C	3	3.8		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	70°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	5	23		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AVD	Large-signal differential voltage a	mplification	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 10 \text{ k}\Omega$	0°C	4	27		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						70°C	4	20		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	80		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR}min$		0°C	60	84		dB
						70°C	60	85		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	95		
T <sub>O</sub> °C   60   96   T <sub>O</sub> °C   60   96   T <sub>O</sub> °C   1.4   3.2   T <sub>O</sub> °C   T <sub>O</sub>	kSVR			$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	0°C	60	94		dB
$V_O = 2.5 \text{ V},$ $V_{IC} = 5 \text{ V},$ $V_{IC} = 5 \text{ V},$ No load $V_O = 2.5 \text{ V},$ No load $V_O = $		(ΦΛΩΩ\ΦΛΙΩ)				70°C	60	96		
$V_O = 2.5 \text{ V},$ $V_{IC} = 5 \text{ V},$ $V_{IC} = 5 \text{ V},$ No load $V_O = 2.5 \text{ V},$ No load $V_O = $						25°C		1.4	3.2	
110 1000	IDD	Supply current (two amplifiers)			$V_{IC} = 5 V$	0°C		1.6	3.6	mA
		,		I No load		70°C		1.2	2.6	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

No		PARAMETER		TEST CONDI	TIONS	T <sub>A</sub> †	TLC272 TLC272			UNIT
No supply of the section of the se							MIN	TYP	MAX	
No input offset voltage    No input offset voltage   12   12   12   12   13   14   14   14   14   14   14   14			TI C272C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
No N			TLOZIZO	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			12	m\/
No N			TI C070AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	IIIV
TLC272BC   NG = 1.4 V, NG = 0, RE = 10 kD   Full range   Serice   Serice   Serice   Serice   Serice   NG = 10 kD   Full range   Serice	\/	Input offeet voltage	TLOZIZAC	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			6.5	
No continue	VIO	input onset voltage	TI COZODO	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		290	2000	
$ \frac{25^{\circ}C}{R_{S} = 50  \Omega} = \frac{25^{\circ}C}{R_{D}} = \frac{25^{\circ}C}{R_{$			TLGZ/ZBC			Full range			3000	\/
RS = 50 Ω, RL = 10 kD, Full range   RS = 50 Ω, RL = 10 kD, Full			TI C277C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		250	800	μν
1   1   1   1   1   1   1   1   1   1			TLOZITO		$R_L = 10 \text{ k}\Omega$	Full range			1900	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0,40	Temperature coefficient of input of	offset voltage					2		u\//°C
Input offset current (see Note 4)	~VIO	Temperature coemicient of input c	moet voltage			70°C				μν/ Ο
In   In   In   In   In   In   In   In	lio	Input offset current (see Note 4)		V0 = 5 V	V1C = 5 V	25°C		0.1		рA
In   In   In   In   In   In   In   In	.10	mpar encer carrent (eee riche 1)		VO = 0 V,	10-01	70°C		7	300	Ρ/ \
V <sub>ICR</sub>   Common-mode input voltage range (see Note 5)   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   R <sub>L</sub> = 10 kΩ   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 100 mV,   I <sub>D</sub> = 0   Common-mode input voltage   V <sub>ID</sub> = 100 mV,   I <sub>D</sub> = 100 mV,   I	lin.	Input hias current (see Note 4)		V0 = 5 V	V10 = 5 V	25°C		0.7		nΑ
$ V_{ICR} \  \   \begin{array}{c} \  \   25^{\circ}C \  \   \begin{array}{c} \  \   10^{\circ} \  \  \  \  \  \  \  \  \  \  \  \  \ $	,ID	input blas durient (see Note 4)		VO = 0 V,	VIC - 0 V	70°C		50	600	Pr
Vocation										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		On the second of the second of the second of				25°C				V
$V_{OH}  \text{High-level output voltage}  V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = -100  \text{mV},  R_L = 10  \text{k}\Omega \\ \hline V_{ID} = 100  m$	VICR		ge					3.2		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(555 11515 5)				Full range				V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							8.5			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	8	8.5		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	0°C	7.8	8.5		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						70°C	7.8	8.4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
AVD       Large-signal differential voltage amplification       VO = 1 V to 6 V, PL = 10 kΩ       RL = 10 kΩ       0°C       7.5       42       V/mV         CMRR       Common-mode rejection ratio $V_{IC} = V_{ICR}$ min       25°C       65       85       48         CMRR       Supply-voltage rejection ratio (ΔVDD/ΔVIO) $V_{IC} = V_{ICR}$ min $V_{IC} = V_{ICR}$ min       25°C       65       95       48         VDD = 5 V to 10 V, VD = 1.4 V (ΔVDD/ΔVIO)       0°C       60       94       48       48         IDD       Supply current (two amplifiers) $V_{IC} = 5 V$ , No load $V_{$						70°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	10	36		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AVD	Large-signal differential voltage a	mplification	$V_0 = 1 \text{ V to 6 V},$	$R_L = 10 \text{ k}\Omega$	0°C	7.5	42		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						70°C	7.5	32		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	85		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR}min$		0°C	60	88		dB
						70°C	60	88		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	95		
T <sub>O</sub> °C   60   96   For the second state of	ksvr			$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	0°C	60	94		dB
$V_O = 2.5 \text{ V},$ $V_{IC} = 5 \text{ V},$ $V_{IC$		(σνΩΝ/σνΙΟ)				70°C	60	96		
IDD Supply current (two amplifiers) No load 0°C 2.3 4.4 mA						25°C		1.9	4	
No load	IDD	Supply current (two amplifiers)			$V_{IC} = 5 V$	0°C		2.3	4.4	mA
		, , ,		INO IOAU						

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	Τ <sub>Α</sub> †		2I, TLC2 2BI, TL0		UNIT
						MIN	TYP	MAX	
		TLC272I	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		ILCZIZI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			13	mV
		TI 0070AI	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	IIIV
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	lanut affaat valta sa	TLC272AI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			7	
VIO	Input offset voltage	TLC272BI	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		230	2000	
		ILC272BI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			3500	\/
		TI C0771	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		200	500	μV
		TLC277I	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			2000	
$\alpha_{VIO}$	Temperature coefficient of input of	offset voltage			25°C to 85°C		1.8		μV/°C
li o	Input offset ourrent (see Note 4)		Va - 2 5 V	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25°C		0.1		n A
110	Input offset current (see Note 4)		V <sub>O</sub> = 2.5 V,	$V_{IC} = 2.5 V$	85°C		24	15	pА
1	January biogramment (and Nata 4)		V- 05V	V:- 0.5.V	25°C		0.6		A
IB	Input bias current (see Note 4)		$V_0 = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	85°C		200	35	pА
						-0.2	-0.3		
					25°C	to	to		V
VICR	Common-mode input voltage ran	ge				4	4.2		
	(see Note 5)				Full range	-0.2 to			V
					I ull range	3.5			V
					25°C	3.2	3.8		
VOH	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 10 \text{ k}\Omega$	-40°C	3	3.8		V
"				_	85°C	3	3.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
"-				01	85°C		0	50	
					25°C	5	23		
A <sub>VD</sub>	Large-signal differential voltage a	mplification	$V_{O} = 1 \text{ V to 6 V},$	$R_L = 10 \text{ k}\Omega$	-40°C	3.5	32		V/mV
''				_	85°C	3.5	19		
					25°C	65	80		
CMRR	Common-mode rejection ratio		V <sub>IC</sub> = V <sub>ICR</sub> min		-40°C	60	81		dB
	•				85°C	60	86		
					25°C	65	95		
k <sub>SVR</sub>	Supply-voltage rejection ratio		$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	-40°C	60	92		dB
""	$(\Delta V_{DD}/\Delta V_{IO})$			•	85°C	60	96		
					25°C		1.4	3.2	
I <sub>DD</sub>	Supply current (two amplifiers)		$V_O = 5 V$	$V_{IC} = 5 V$	-40°C		1.9	4.4	mA
			No load		85°C		1.1	2.4	

<sup>†</sup> Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



<sup>5.</sup> This range also applies to each input individually.

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

No		PARAMETER		TEST CONDI	TIONS	T <sub>A</sub> †		2I, TLC2 2BI, TLC		UNIT
No. 1 No.							MIN	TYP	MAX	
No N			TI C2721	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
No			TLOZIZI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			13	m\/
No			TI C272A1	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	IIIV
TLC272Bl   Rs = 50 Ω   Rl = 10 kΩ   Full range   Secondary   Full range   Secondary   Rl = 10 kΩ   Full r	\/\c	Input offset voltage	TLOZIZAI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			7	
RS = 50 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VIO	input onset voltage	TI C272BI	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		290	2000	
TLC2771   NG = 1.4 V, RS = 50 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   Full range   RS = 0 Ω, RL = 10 kΩ   RS = 0 Ω,			TLOZIZBI		$R_L = 10 \text{ k}\Omega$	Full range			3500	\/
NS = 50 11,   RL = 10 kΩ   Full range   2900     NS = 50 11,   RL = 10 kΩ   Full range   25°C to   2			TI C2771	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		250	800	μν
Restrict			TLOZITI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			2900	
In   Input offset current (see Note 4)	$\alpha_{\text{VIO}}$	Temperature coefficient of input of	offset voltage					2		μV/°C
No	li o	Input offset ourrent (see Note 4)		Va - 5 V	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25°C		0.1		- Λ
No	IIO	input onset current (see Note 4)		VO = 2V	AIC = 2 A	85°C		26	1000	рA
Vicro   Common-mode input voltage range (see Note 5)   Vignal   Display   Vignary	1	January biogramment (see Note 4)		V- 5V	V:- 5.V	25°C		0.7		A
VICR (see Note 5)         Common-mode input voltage range (see Note 5)         Large-signal differential voltage amplification         VO = 1 V to 6 V, VO = 1.4 V (AVDD/AVIO)         RL = 10 kΩ (See Note 5)         25°C (see Note 5)         to sto to 9 so. 2         Volum (see Note 5)         Volum (see Note 5) <th< td=""><td>ΙΊΒ</td><td>input bias current (see Note 4)</td><td></td><td>VO = 2 V</td><td>AIC = 2 A</td><td>85°C</td><td></td><td>220</td><td>2000</td><td>рA</td></th<>	ΙΊΒ	input bias current (see Note 4)		VO = 2 V	AIC = 2 A	85°C		220	2000	рA
Vocation							-0.2	-0.3		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C				V
$V_{OH}  \text{High-level output voltage}  V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega  25^{\circ}\text{C}  8 & 8.5 \\ \hline V_{OL}  \text{Low-level output voltage}  V_{ID} = 100  \text{mV},  R_L = 10  \text{k}\Omega  25^{\circ}\text{C}  8 & 8.5 \\ \hline V_{OL}  \text{Low-level output voltage}  V_{ID} = -100  \text{mV},  I_{OL} = 0  25^{\circ}\text{C}  0 & 50 \\ \hline R_S^{\circ}\text{C}  0 & 60 \\ \hline R_S$	VICR		ge					9.2		
VOH   High-level output voltage   VID = 100 mV,   RL = 10 kΩ   25°C   8 8.5     V   VID = 100 mV,   RL = 10 kΩ   25°C   7.8 8.5     V   VID = 100 mV,   VID		(see Note 5)				Full range				\/
$\begin{array}{c} V_{OH}  \mbox{High-level output voltage} \\ V_{OL}  \mbox{Low-level output voltage} \\ \mbox{V}_{OL}  \mbox{Low-level output voltage} \\ \mbox{V}_{ID} = -100 \ mV,  I_{OL} = 0 \\ \mbox{V}_{ID} = -100 \ mV,  I_{OL} = 0 \\ \mbox{V}_{ID} = -100 \ mV,  I_{OL} = 0 \\ \mbox{V}_{ID} = -100 \ mV,  I_{OL} = 0 \\ \mbox{RL} = 10 \ kΩ \\ \mbox{RL} = 10 \ kΩ \\ \mbox{V}_{IC} = 0 \\ \mbox{V}_{IC} = 0 \\ \mbox{V}_{ID} = -100 \ mV,  I_{OL} = 0 \\ \mbox{RL} = 10 \ kΩ \\ \m$						i uli range				v
$V_{OL}  \text{Low-level output voltage} \qquad V_{ID} = -100  \text{mV},  I_{OL} = 0 \qquad 25^{\circ}\text{C} \qquad 0 \qquad 50 \\ -40^{\circ}\text{C} \qquad 0 \qquad 50 \\ 85^{\circ}\text{C} \qquad 0 \qquad 50 \\ 10  36 \qquad 0 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  46 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  31 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  31 \qquad 0 \\ 85^{\circ}\text{C} \qquad 65  85 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  87 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  88 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  88 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  92 \qquad 0 \\ 85^{\circ}\text{C} \qquad 60  96 \qquad 0 \\ 85^{\circ}\text{C} \qquad 60  80 \qquad 0 \\ 85^{$						25°C	8	8.5		
$V_{OL}  \text{Low-level output voltage} \qquad V_{ID} = -100  \text{mV},  I_{OL} = 0 \qquad 25^{\circ}\text{C} \qquad 0 \qquad 50 \\ -40^{\circ}\text{C} \qquad 0 \qquad 50 \\ 85^{\circ}\text{C} \qquad 0 \qquad 50 \\ 10  36 \qquad 0 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  46 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  31 \qquad 0 \\ 85^{\circ}\text{C} \qquad 7  31 \qquad 0 \\ 85^{\circ}\text{C} \qquad 65  85 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  87 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  88 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  88 \qquad 0 \\ 85^{\circ}\text{C} \qquad 660  92 \qquad 0 \\ 85^{\circ}\text{C} \qquad 60  96 \qquad 0 \\ 85^{\circ}\text{C} \qquad 60  80 \qquad 0 \\ 85^{$	VOH	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_I = 10 \text{ k}\Omega$	-40°C	7.8	8.5		V
$\begin{array}{c} V_{OL}  \  \   \   \   \   \   \   \  $	"				_	85°C	7.8	8.5		
						25°C		0	50	
	VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OI} = 0$	-40°C		0	50	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	"-			.5	<b>0</b> -	85°C		0	50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	10	36		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AVD	Large-signal differential voltage a	amplification	$V_{O} = 1 \text{ V to 6 V},$	$R_L = 10 \text{ k}\Omega$	-40°C	7	46		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						85°C	7	31		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						25°C	65	85		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMRR	Common-mode rejection ratio		V <sub>IC</sub> = V <sub>ICR</sub> min		-40°C	60	87		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						85°C	60	88		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							_			
	ksvr			$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	-40°C	60	92		dB
$V_O = 5 \text{ V},$ $V_{IC} = 5 \text{ V},$ $V_{IC} = 5 \text{ V},$ No load $V_{IC} = 5 \text{ V},$		(ΔΛDD/ΔΛΙΟ)			-	85°C	60	96		
IDD Supply current (two amplifiers)  No load  No load						25°C		1.4	4	
110 1000	I <sub>DD</sub>	Supply current (two amplifiers)			$V_{IC} = 5 V$	-40°C		2.8	5	mA
				INO IOAU		85°C		1.5	3.2	

<sup>†</sup>Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	D.D.114575D		TEOT 0011D	ITIONIO	- +	TLC27	2M, TLC	277M	
	PARAMETER		TEST COND	IIIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
		TLC272M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	mV
1//0	Input offset voltage	TLC272IVI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			12	IIIV
VIO	input onset voltage	TLC277M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		200	500	μV
		TLOZITIVI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			3750	μν
αVIO	Temperature coefficient of input cooltage	ffset			25°C to 125°C		2.1		μV/°C
l.o	Input offset current (see Note 4)		V <sub>O</sub> = 2.5 V	V <sub>IC</sub> = 2.5 V	25°C		0.1		pА
lio	input offset current (see Note 4)		V() = 2.5 V	VIC = 2.5 V	125°C		1.4	15	nA
lin	Input bias current (see Note 4)		V <sub>O</sub> = 2.5 V	V <sub>IC</sub> = 2.5 V	25°C		0.6		pА
IB	input bias current (see Note 4)		V() = 2.5 V	vIC = 2.5 v	125°C		9	35	nA
	Common-mode input voltage ran	ae			25°C	0 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	9-			Full range	0 to 3.5			V
					25°C	3.2	3.8		
VOH	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	−55°C	3	3.8		V
					125°C	3	3.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	5	23		
A <sub>VD</sub>	Large-signal differential voltage a	mplification	$V_0 = 0.25 \text{ V to 2 V}$	$R_L = 10 \text{ k}\Omega$	−55°C	3.5	35		V/mV
					125°C	3.5	16		
					25°C	65	80		
CMRR	Common-mode rejection ratio		V <sub>IC</sub> = V <sub>ICR</sub> min		−55°C	60	81		dB
					125°C	60	84		
	Supply-voltage rejection ratio				25°C	65	95		
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )		$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	−55°C	60	90		dB
					125°C	60	97		
			V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V,	25°C		1.4	3.2	
IDD	Supply current (two amplifiers)		No load	ν <sub>1</sub> C – 2.5 ν,	−55°C		2	5	mA
					125°C		1	2.2	

<sup>†</sup> Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

	DARAMETER		TEOT 00110	ITIONS	- +	TLC27	2M, TLC	277M	
	PARAMETER		TEST COND	ITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
		TLC272M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	ma\/
VIO	Input offset voltage	I LC272IVI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			12	mV
VIO	input onset voltage	TLC277M	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		250	800	μV
		TLOZITIVI	$R_S = 50 \Omega$ ,	$R_L = 10 \text{ k}\Omega$	Full range			4300	μν
αΝΙΟ	Temperature coefficient of input voltage	offset			25°C to 125°C		2.2		μV/°C
li o	Input offeet ourrent (con Note 4)		V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.1		pA
ΙΙΟ	Input offset current (see Note 4)		νO = 5 ν,	AIC = 2 A	125°C		1.8	15	nA
lin.	Input bias current (see Note 4)		V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.7		pА
IВ	input bias current (see Note 4)		ν <sub>O</sub> = 3 ν,	AIC = 2 A	125°C		10	35	nA
	Common-mode input voltage ra	nge			25°C	0 to 9	-0.3 to 9.2		٧
VICR	(see Note 5)				Full range	0 to 8.5			V
					25°C	8	8.5		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	−55°C	7.8	8.5		V
					125°C	7.8	8.4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOT = 0	−55°C		0	50	mV
					125°C		0	50	
	Lorgo cianal differential valtega				25°C	10	36		
$A_{VD}$	Large-signal differential voltage amplification		$V_0 = 1 \text{ V to 6 V},$	$R_L = 10 \text{ k}\Omega$	−55°C	7	50		V/mV
					125°C	7	27		
					25°C	65	85		
CMRR	Common-mode rejection ratio		VIC = VICRmin		−55°C	60	87		dB
					125°C	60	86		
	Cumply valtage rejection ratio				25°C	65	95		
ksvr	Supply-voltage rejection ratio (ΔVDD/ΔVIO)		$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	−55°C	60	90		dB
L	. 55 10,				125°C	60	97		
			V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		1.9	4	
$I_{DD}$	Supply current (two amplifiers)		No load	v IC − ∪ v,	−55°C		3	6	mA
					125°C		1.3	2.8	

<sup>†</sup> Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	DADAMETED	TEST CONF	DITIONS	Т	LC272Y		LINUT
	PARAMETER	TEST CONE	OHIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	$V_{O} = 1.4 \text{ V},$ $R_{S} = 50 \Omega,$	$V_{IC} = 0,$ $R_L = 10 \text{ k}\Omega$		1.1	10	mV
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage				1.8		μV/°C
lio	Input offset current (see Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V		0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V		0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2		V
Vон	High-level output voltage	V <sub>ID</sub> = 100 mV,	R <sub>L</sub> = 10 kΩ	3.2	3.8		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I <sub>OL</sub> = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_0 = 0.25 \text{ V to 2 V}$	$R_L = 10 \text{ k}\Omega$	5	23		V/mV
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		65	80		dB
ksvr	Supply-voltage rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	65	95		dB
I <sub>DD</sub>	Supply current (two amplifiers)	V <sub>O</sub> = 2.5 V, No load	V <sub>IC</sub> = 2.5 V,		1.4	3.2	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

## electrical characteristics, $V_{DD}$ = 10 V, $T_A$ = 25°C (unless otherwise noted)

	DADAMETED	TEST CON	DITIONS	Т	LC272Y		UNIT
	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = 1.4 \text{ V},$ R <sub>S</sub> = 50 $\Omega$ ,	$V_{IC} = 0,$ $R_L = 10 \text{ k}\Omega$		1.1	10	mV
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage				1.8		μV/°C
I <sub>IO</sub>	Input offset current (see Note 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V		0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V		0.7		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 9	-0.3 to 9.2		V
Vон	High-level output voltage	$V_{ID} = 100 \text{ mV},$	$R_L = 10 \text{ k}\Omega$	8	8.5		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$		0	50	mV
AVD	Large-signal differential voltage amplification	$V_0 = 1 \text{ V to 6 V},$	R <sub>L</sub> = 10 kΩ	10	36		V/mV
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		65	85		dB
ksvr	Supply-voltage rejection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ )	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	65	95		dB
I <sub>DD</sub>	Supply current (two amplifiers)	V <sub>O</sub> = 5 V, No load	V <sub>IC</sub> = 5 V,		1.9	4	mA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

PARAMETER		TEST CONDITIONS T		PARAMETER TEST CONDITIONS T <sub>A</sub>		TΔ	TLC272C, TLC272AC TLC272BC, TLC277C			UNIT			
					MIN	TYP	MAX						
				25°C		3.6							
			V <sub>IPP</sub> = 1 V	0°C		4							
SR	Slow rate at unity gain	$R_L = 10 \text{ k}\Omega$ , $C_L = 20 \text{ pF}$ ,		70°C		3		\//u0					
J SK	Slew rate at unity gain	See Figure 1		25°C		2.9		V/μs					
			V <sub>IPP</sub> = 2.5 V	0°C		3.1							
						70°C		2.5					
٧n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>					
				25°C		320							
ВОМ	Maximum output-swing bandwidth	andwidth $V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 20 pF,	0°C		340	kHz						
			KL = 10 K12, See F	See rigure r	70°C		260						
				25°C		1.7							
В <sub>1</sub>	Unity-gain bandwidth	$V_I = 10 \text{ mV}, \qquad C_L = 20 \text{ pF},$ See Figure 3		0°C		2		MHz					
				70°C		1.3							
		V 40V	, D	25°C		46°							
φm	m Phase margin $V_{I} = 10 \text{ m}$ $C_{L} = 20 \text{ p}$	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$V_1 = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	f = B <sub>1</sub> , See Figure 3	0°C		47°	7°	
		- 20 pr,	Coo i iguio o	70°C		43°							

## operating characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 10 V

PARAMETER		TEST CO	TEST CONDITIONS		CONDITIONS TA		TLC272C, TLC272AC TLC272BC, TLC277C			UNIT		
					MIN	TYP	MAX					
				25°C		5.3						
			V <sub>IPP</sub> = 1 V	0°C	5.9							
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$		70°C		4.3		V/μs				
	Siew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		4.6		ν/μδ				
	J		V <sub>IPP</sub> = 5.5 V	0°C		5.1						
						70°C		3.8				
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>				
				25°C		200						
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $R_I = 10 \text{ k}\Omega$ ,	$C_L = 20 \text{ pF},$	0°C		220		kHz				
			See rigure r	70°C		140						
		.,		25°C		2.2						
B <sub>1</sub>	Unity-gain bandwidth	$V_I = 10 \text{ mV},  C_L = 20 \text{ p}$ See Figure 3		0°C		2.5		MHz				
		occ rigure o		70°C		1.8						
		)/ <sub>1</sub> 40 m)/	4 D	25°C		49°						
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ nF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	f = B <sub>1</sub> , See Figure 3	0°C		50°	
			See Figure 3	70°C		46°						

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	PARAMETER		TEST CONDITIONS		TLC272I, TLC272AI, TLC272BI, TLC277I			UNIT				
				TA	MIN	TYP	MAX					
				25°C		3.6						
			V <sub>IPP</sub> = 1 V	-40°C		4.5						
SR	Slow rate at unity gain	$R_L = 10 \text{ k}\Omega$	$R_L = 10 \text{ k}\Omega,$ $C_L = 20 \text{ pF},$	85°C		2.8		V/μs				
J SK	Slew rate at unity gain	See Figure 1		25°C		2.9		ν/μδ				
		gara t	V <sub>IPP</sub> = 2.5 V	-40°C		3.5						
						85°C		2.3				
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>				
				25°C		320						
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$ ,	$C_{O} = V_{OH}$ , $C_{L} = 20 \text{ pF}$ , $C_{L} = 10 \text{ k}\Omega$ , See Figure 1	-40°C		380		kHz				
		K_ = 10 ksz, See Figure 1	See rigure r	85°C		250						
				25°C		1.7						
В1	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	$C_L = 20 \text{ pF},$	-40°C		2.6		MHz				
		Joee Figure 3		85°C		1.2						
	_	\/: 40 m\/	, D	25°C		46°						
φm	Phase margin	$V_I = 10 \text{ mV}, \qquad f = B$ $C_L = 20 \text{ pF}, \qquad \text{See}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	T = B <sub>1</sub> , See Figure 3	-40°C		49°		
			occ rigule 5	85°C		43°						

## operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		TEST CO	NDITIONS	TA	TLC272I, TLC272AI, TLC272BI, TLC277I			UNIT				
					MIN	TYP	MAX					
				25°C		5.3						
				−40°C		6.8						
SR	Clausesta at units main	$R_L = 10 \text{ k}\Omega$		85°C		4		1////				
SK	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		4.6		V/μs				
			V <sub>IPP</sub> = 5.5 V	−40°C		5.8						
					85°C		3.5					
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>				
				25°C		200						
ВОМ	Maximum output-swing bandwidth			$V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 20 pF,	-40°C		260		kHz		
	KL = 10 K2		See Figure 1	85°C		130						
				25°C		2.2						
В1	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	$C_L = 20 pF$ ,	-40°C		3.1		MHz				
		See rigule 3		85°C		1.7						
		10 11	. 5	25°C		49°						
φm	∳ <sub>m</sub> Phase margin		$V_{I} = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},$	f = B <sub>1</sub> , See Figure 3	-40°C		52°		
			See Figure 3	85°C		46°						

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

### operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

PARAMETER		TEOT 00	NDITIONO	÷	TLC272M, TLC277M									
	PARAMETER	I IEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT						
				25°C		3.6								
			V <sub>IPP</sub> = 1 V	−55°C		4.7								
SR	Slow rate at unity gain	$R_L = 10 \text{ k}\Omega$ , $C_L = 20 \text{ pF}$ ,		125°C		2.3		\//uc						
J SK	Slew rate at unity gain	See Figure 1		25°C		2.9		V/μs						
			V <sub>IPP</sub> = 2.5 V	−55°C		3.7								
										125°C		2		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>						
				25°C		320								
Вом	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$ ,	VO = VOH,	VO = VOH,	VO = VOH,	VO = VOH,	VO = VOH,	$C_L = 20 \text{ pF},$	−55°C		400		kHz	
			See rigure r	125°C		230								
				25°C		1.7								
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	$C_L = 20 pF$ ,	−55°C		2.9		MHz						
		Gee rigure 3		125°C		1.1								
		V 40 mV	4 D	25°C		46°								
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	T = B <sub>1</sub> , See Figure 3	−55°C		49°			
	-		oce i iguie s	125°C		41°								

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

	DADAMETED	TEST CO.	TEST CONDITIONS		TLC272	2M, TLC	277M	LIMIT					
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT					
				25°C		5.3							
			V <sub>IPP</sub> = 1 V	−55°C		7.1							
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$ , $C_L = 20 \text{ pF}$ ,		125°C		3.1		V/μs					
Jok	Siew rate at unity gain	See Figure 1		25°C		4.6		ν/μδ					
			V <sub>IPP</sub> = 5.5 V	−55°C		6.1							
						125°C		2.7					
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		25		nV/√ <del>Hz</del>					
				25°C		200							
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $R_L = 10 \text{ k}\Omega$ ,	VO = VOH,	VO = VOH,	VO = VOH,	VO = VOH,	VO = VOH,	C <sub>L</sub> = 20 pF,	−55°C		280		kHz
		11 = 10 1(32,	L = 10 ksz, See Figure 1	125°C		110							
		.,		25°C		2.2							
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	$C_L = 20 pF$ ,	−55°C		3.4		MHz					
		occ rigure s		125°C		1.6							
		)/ 40 m)/	, ,	25°C		49°							
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	V  = 10  mV, $ C_1  = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	$V_1 = 10 \text{ mV},$ $C_1 = 20 \text{ pF}$	f = B <sub>1</sub> , See Figure 3	−55°C		52°		
			CCC / iguic o	125°C		44°							

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

## operating characteristics, $V_{DD} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS			TLC272Y		
	PARAMETER	''	TEST CONDITIONS			TYP	MAX	UNIT
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 20 pF$ ,	V <sub>IPP</sub> = 1 V		3.6		V/µs
J SIX	Siew rate at unity gain	See Figure 1		V <sub>IPP</sub> = 2.5 V		2.9		ν/μ5
Vn	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2		25		nV/√ <del>Hz</del>
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 10 \text{ k}\Omega$ ,		320		kHz
B <sub>1</sub>	Unity-gain bandwidth	$V_{I} = 10 \text{ mV},$	$C_L = 20 pF$ ,	See Figure 3		1.7		MHz
φm	Phase margin	V <sub>I</sub> = 10 mV, See Figure 3	f = B <sub>1</sub> ,	$C_L = 20 pF,$		46°		

### operating characteristics, $V_{DD}$ = 10 V, $T_A$ = 25°C

	PARAMETER	_	TEST CONDITIONS			TLC272Y		
	FARAIVIETER	''				TYP	MAX	UNIT
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 20 pF$ ,	V <sub>IPP</sub> = 1 V		5.3		V/μs
Jok	Siew rate at unity gain	See Figure 1		V <sub>IPP</sub> = 5.5 V		4.6		ν/μδ
Vn	Equivalent input noise voltage	f = 1 kHz,	$R_S = 20 \Omega$ ,	See Figure 2		25		nV/√ <del>Hz</del>
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , See Figure 1	$C_L = 20 pF$ ,	$R_L = 10 \text{ k}\Omega$ ,		200		kHz
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	C <sub>L</sub> = 20 pF,	See Figure 3		2.2		MHz
φm	Phase margin	V <sub>I</sub> = 10 mV, See Figure 3	f = B <sub>1</sub> ,	C <sub>L</sub> = 20 pF,		49°		

#### PARAMETER MEASUREMENT INFORMATION

#### single-supply versus split-supply test circuits

Because the TLC272 and TLC277 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier



SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

#### PARAMETER MEASUREMENT INFORMATION

#### input bias current

Because of the high input impedance of the TLC272 and TLC277 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

#### low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

#### input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

#### PARAMETER MEASUREMENT INFORMATION

#### full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

#### test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.




SLOS091B - OCTOBER 1987 - REVISED AUGUST 1994

#### **TYPICAL CHARACTERISTICS**


### **Table of Graphs**

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
ανιο	Temperature coefficient of input offset voltage	Distribution	8, 9
VOH	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
I <sub>IB</sub>	Input bias current	vs Free-air temperature	22
I <sub>IO</sub>	Input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	29
B <sub>1</sub>	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
φm	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	34 35 36
٧n	Equivalent input noise voltage	vs Frequency	37
	Phase shift	vs Frequency	32, 33

#### TYPICAL CHARACTERISTICS



i igaic o






Figure 8




Figure 7

#### DISTRIBUTION OF TLC272 AND TLC277 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 9

#### TYPICAL CHARACTERISTICS†



NOTE A: The 3-V curve only applies to the C version.

Figure 10








Figure 11



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

#### TYPICAL CHARACTERISTICS<sup>†</sup>








Figure 16




Figure 15





Figure 17

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



LOW-LEVEL OUTPUT VOLTAGE

#### TYPICAL CHARACTERISTICS<sup>†</sup>



NOTE A: The 3-V curve only applies to the C version. **Figure 18** 





Figure 19





LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE





Figure 21

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




#### TYPICAL CHARACTERISTICS<sup>†</sup>

## **INPUT BIAS CURRENT AND INPUT OFFSET CURREN**



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

#### Figure 22



#### **COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT** vs **SUPPLY VOLTAGE**




Figure 23

#### **SUPPLY CURRENT** vs FREE-AIR TEMPERATURE




Figure 25

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



**SLEW RATE** 

vs

#### TYPICAL CHARACTERISTICS†




Figure 26






Figure 27




### MAXIMUM PEAK OUTPUT VOLTAGE



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

#### TYPICAL CHARACTERISTICS<sup>†</sup>



# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 32

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### TYPICAL CHARACTERISTICS<sup>†</sup>

# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 33








Figure 35

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

#### **TYPICAL CHARACTERISTICS**





#### single-supply operation

While the TLC272 and TLC277 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC272 and TLC277 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC272 and TLC277 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.





Figure 38. Inverting Amplifier With Voltage Reference



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common vs Separate Supply Rails

#### input characteristics

The TLC272 and TLC277 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at  $V_{DD}-1$  V at  $T_A=25^{\circ}$ C and at  $V_{DD}-1.5$  V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC272 and TLC277 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1  $\mu$ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC272 and TLC277 are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as grounded unity-gain followers to avoid possible oscillation.

#### noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC272 and TLC277 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k $\Omega$ , since bipolar devices exhibit greater noise currents.




Figure 40. Guard-Ring Schemes

#### output characteristics

The output stage of the TLC272 and TLC277 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC272 and TLC277 are measured using a 20-pF load. The devices can drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



(d) TEST CIRCUIT

#### **APPLICATION INFORMATION**

#### output characteristics (continued)

(c)  $C_L = 150 pF$ ,  $R_L = NO LOAD$ 





Figure 41. Effect of Capacitive Loads and Test Circuit

Although the TLC272 and TLC277 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (R<sub>P</sub>) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60  $\Omega$  and 180  $\Omega$ , depending on how hard the operational amplifier input is driven. With very low values of R<sub>P</sub>, a voltage offset from 0 V at the output occurs. Second, pullup resistor R<sub>P</sub> acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

#### output characteristics (continued)



 $I_p$  = Pullup current required by the operational amplifier (typically 500  $\mu$ A)




Figure 42. Resistive Pullup to Increase VOH

Figure 43. Compensation for Input Capacitance

#### feedback

Operational amplifier circuits almost always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

#### electrostatic discharge protection


The TLC272 and TLC277 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

#### latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC272 and TLC277 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1  $\mu$ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.





NOTE A: d = damping factor, 1/Q

Figure 44. State-Variable Filter






Figure 45. Positive-Peak Detector




NOTES: A.  $V_I = 3.5$  to 15 V B.  $V_O = 2$  V, 0 to 1 A

Figure 46. Logic-Array Power Supply



NOTES: A.  $V_{O(PP)} = 8 \text{ V}$ B.  $V_{O(PP)} = 4 \text{ V}$ 

Figure 47. Single-Supply Function Generator



NOTE B: CMRR adjustment must be noninductive.

Figure 48. Low-Power Instrumentation Amplifier




Figure 49. Single-Supply Twin-T Notch Filter

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

* Texas Instruments	THE WORLD L	LEADER II	N DSP AND	ANALOG
Products ©	Development To	ools 🔽	Application	ons
Search GO		I TI Home I Comments	□ TI&ME □ Site Map	□ Employment □ Tl Global

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY | SAMPLES | APPLICATION NOTES | USER MANUALS | BLOCK DIAGRAMS

PRODUCT SUPPORT: <u>DEVELOPMENT TOOLS</u> | <u>APPLICATIONS</u>

# TLC272, Dual Single Supply Operational Amplifier

DEVICE STATUS: ACTIVE

TLC272
16
3
1.6
0.7
1.7
3.6
12
10
600
65
25
2
5
74
1.8

FEATURES <u>Back to Top</u>

- Trimmed Offset Voltage:
- TLC277...500 uV Max at 25°C,
- $\bullet$   $V_{DD} = 5 V$
- Input Offset Voltage Drift...Typically
   0.1 uV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:
- 0°C to 70°C...3 V to 16 V

- -40°C to 85°C...4 V to 16 V
- -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Output Voltage Range Includes Negative Rail
- High Input impedance...10<sup>12</sup> Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-in Latch-Up Immunity

The TLC272 and TLC277 precision dual

operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose BiFET devices.

These devices use Texas instruments silicon-gate LinCMOS<sup>TM</sup>

LinCMOS is a trademark of Texas Instruments Incorporated. technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the

low-cost TLC272 (10 mV) to the high-precision TLC277 (500 uV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

In general, many features associated with bipolar technology are available on LinCMOS<sup>TM</sup> operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without

sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

## TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET <u>Back to Top</u>

Full datasheet in Acrobat PDF: <u>slos091b.pdf</u> (588 KB) (Updated: 08/01/1994) Full datasheet in Zipped PostScript: <u>slos091b.psz</u> (557 KB)

APPLICATION NOTES

▲Back to Top

View Application Reports for Signal Amplifiers (Less than equal to 100MHz)

- Analog Applications Journal May 2000 (SLYT015 Updated: 04/20/2000)
- Analog Applications Journal, September 1999 edition (SLYT005 Updated: 07/15/1999)
- Analysis Of The Sallen-Key Architecture (SLOA024A Updated: 07/27/1999)

USER MANUALS <u>Back to Top</u>

- Universal Op Amp Single, Dual, Quad (SOIC) Evaluation Module With Shutdown (SLOU061, 1160 KB - Updated: 10/22/1999)
- Universal Operational Amplifier EVM (SLVU006A, 387 KB Updated: 03/22/1999)
- Universal Operational Amplifier Evaluation Module Selection Guide (SLOU060A, 16 KB Updated: 09/28/2000)
- Universal Operational Amplifier Single, Dual, Quad (MSOP/TSSOP) (SLOU055, 1196 KB Updated: 10/22/1999)
- <u>Universal Operational Amplifier Single, Dual, Quad (PDIP)</u> (SLOU062, 1211 KB Updated: 10/22/1999)

**BLOCK DIAGRAMS** 

▲Back to Top

Digital Cellphone

SAMPLES

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (º C)	<u>STATUS</u>	DSCC NUMBER	<u>SAMPLES</u>
TLC2721D	<u>D</u>	8		ACTIVE		Request Samples
TLC2721P	<u>P</u>	8		ACTIVE		Request Samples

PRICING/ AVA	ILABILII	Y			<u> Back to Top</u>			
	<b>PACKAGE</b>	PINS		STATUS	<b>BUDGETARY</b>			PRICING/AVAILABILITY
<u>ORDERABLE</u>			<u>TEMP</u>		<u>PRI CE</u>	<u>PACK</u>	<u>DSCC</u>	

<u>DEVICE</u>			<u>(º C)</u>		<u>US\$/UNIT</u> QTY=1000+	<u>QTY</u>	<u>NUMBER</u>	
TLC272CD	<u>D</u>	8	0 TO 70	ACTIVE	0.49	75		Check stock or order
TLC272CDR	<u>D</u>	8	0 TO 70	ACTIVE	0.49	2500		Check stock or order
TLC272CP	<u>P</u>	8	0 TO 70	ACTIVE	0.49	50		Check stock or order
TLC272CPS	<u>PS</u>	8	0 TO 70	ACTIVE	0.49	80		Check stock or order
TLC272CPSR	<u>PS</u>	8	0 TO 70	ACTIVE	0.49	2000		Check stock or order
TLC272CPW	<u>PW</u>	8	0 TO 70	ACTIVE	0.49	150		Check stock or order
TLC272CPWLE	<u>PW</u>	8	0 TO 70	OBSOLETE				Replaced by TLC272CPWR
TLC272CPWR	<u>PW</u>	8	0 TO 70	ACTIVE	0.49	2000		Check stock or order
TLC2721D	<u>D</u>	8		ACTIVE	0.52	75		Check stock or order
TLC272IDR	<u>D</u>	8		ACTIVE	0.52	2500		Check stock or order
TLC2721P	<u>P</u>	8		ACTIVE	0.52	50		Check stock or order
TLC2721PW	<u>PW</u>	8		PREVIEW				Check stock or order
TLC272MFKB	<u>FK</u>	20	-55 TO 125	OBSOLETE				
TLC272MJG	<u>JG</u>	8	-55 TO 125	OBSOLETE				
TLC272MJGB	<u>JG</u>	8	-55 TO 125	OBSOLETE				
TLC272P-M	<u>P</u>	8		PREVIEW				Check stock or order

DEVELOPMENT TOOLS

<u>Back to Top</u>

Tool Part Number	Tool Title	Tool Type
UNI V- OPAMP- 1B	Universal EVM for Single/Dual OpAmps without Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)
UNI V- OPAMP- 2B	Universal EVM for Single/Dual OpAmps with Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)
UNI V- OPAMP- 3B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in MSOP/TSSOP packages	Evaluation Modules (EVM)
UNIV- OPAMP- 4B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in SOIC packages	Evaluation Modules (EVM)
UNI V- OPAMP- 5B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in PDIP packages	Evaluation Modules (EVM)

Table Data Updated on: 11/26/2000

* Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products ©	Development Tools Applications  Go Go	
Search	□ Advanced Search □ TI Home □ TI&ME □ Employme □ Tech Support □ Comments □ Site Map □ TI Global	nt

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
USER MANUALS

PRODUCT SUPPORT: <u>DEVELOPMENT TOOLS</u> | <u>APPLICATIONS</u>

# TLC272A, LinCMOS(TM) Precision Dual Operational Amplifier

DEVICE STATUS: ACTIVE

PARAMETER NAME	TLC272A
Vs (max) (V)	16
Vs (min) (V)	3
IQ per channel (max) (mA)	1.6
IQ per channel (typ) (mA)	0.7
GBW (typ) (MHz)	1.7
Slew Rate (typ) (V/us)	3.6
VIO (Full Range) (max) (mV)	6.5
VIO (25 deg C) (max) (mV)	5
IIB (max) (pA)	600
CMRR (min) (dB)	65
Vn at 1kHz (typ) (nV/rtHz)	25
Number of Channels	2
Spec'd at Vs (V)	5
Open Loop Gain (min) (dB)	74
Offset Drift (typ) (uV/C)	1.8

FEATURES Back to Top

- Trimmed Offset Voltage:
- TLC277...500 uV Max at 25°C,
- $\bullet$   $V_{DD} = 5 V$
- Input Offset Voltage Drift...Typically
   0.1 uV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:
- 0°C to 70°C...3 V to 16 V
- -40°C to 85°C...4 V to 16 V

- -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Output Voltage Range Includes Negative Rail
- High Input impedance...10<sup>12</sup> Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-in Latch-Up Immunity

The TLC272 and TLC277 precision dual

operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose BiFET devices.

These devices use Texas instruments silicon-gate LinCMOS<sup>TM</sup>

LinCMOS is a trademark of Texas Instruments Incorporated. technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the

low-cost TLC272 (10 mV) to the high-precision TLC277 (500 uV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

In general, many features associated with bipolar technology are available on LinCMOS<sup>TM</sup> operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

## TECHNICAL DOCUMENTS

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: slos091b.pdf (588 KB) (Updated: 08/01/1994)

Full datasheet in Zipped PostScript: <a href="mailto:slos091b.psz">slos091b.psz</a> (557 KB)

## APPLICATION NOTES

Back to Top

View Application Reports for Signal Amplifiers (Less than equal to 100MHz)

- Analog Applications Journal May 2000 (SLYT015 Updated: 04/20/2000)
- Analog Applications Journal, September 1999 edition (SLYT005 Updated: 07/15/1999)
- Analysis Of The Sallen-Key Architecture (SLOA024A Updated: 07/27/1999)

USER MANUALS <u>Back to Top</u>

- Universal Op Amp Single, Dual, Quad (SOIC) Evaluation Module With Shutdown (SLOU061, 1160 KB Updated: 10/22/1999)
- Universal Operational Amplifier EVM (SLVU006A, 387 KB Updated: 03/22/1999)
- <u>Universal Operational Amplifier Evaluation Module Selection Guide</u> (SLOU060A, 16 KB Updated: 09/28/2000)
- <u>Universal Operational Amplifier Single, Dual, Quad (MSOP/TSSOP)</u> (SLOU055, 1196 KB Updated: 10/22/1999)
- <u>Universal Operational Amplifier Single, Dual, Quad (PDIP)</u> (SLOU062, 1211 KB Updated: 10/22/1999)

## PRICING/ AVAILABILITY

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY= 1000+	PACK QTY	PRICING/AVAILABILITY
TLC272ACD	<u>D</u>	8		ACTIVE	0.52	75	Check stock or order
TLC272ACDR	<u>D</u>	8		ACTIVE	0.52	2500	Check stock or order
TLC272ACP	<u>P</u>	8		ACTIVE	0.52	50	Check stock or order
TLC272ACPS	<u>PS</u>	8		ACTIVE	0.52	80	Check stock or order
TLC272ACPSR	<u>PS</u>	8		ACTIVE	0.52	2000	Check stock or order
TLC272AID	<u>D</u>	8		ACTIVE	0.55	75	Check stock or order
TLC272AIDR	<u>D</u>	8		ACTIVE	0.55	2500	Check stock or order

## 4 of 4

١	TLC272AIP	<u>P</u>	8	ACTIVE	0.55	50	Check stock or order
	TLC272AIP10	<u>P</u>	8	PREVIEW			Check stock or order

**DEVELOPMENT TOOLS** 

<u>Back to Top</u>
--------------------

	Back to Top		
Tool Part Number	Tool Title	Tool Type	
UNIV-OPAMP- 1B	Universal EVM for Single/Dual OpAmps without Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)	
UNIV-OPAMP- 2B	Universal EVM for Single/Dual OpAmps with Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)	
UNIV-OPAMP- 3B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in MSOP/TSSOP packages	Evaluation Modules (EVM)	
UNI V- OPAMP- 4B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in SOIC packages	Evaluation Modules (EVM)	
UNIV-OPAMP- 5B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in PDIP packages	Evaluation Modules (EVM)	

Table Data Updated on: 11/26/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>

<b>₩</b> Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG
Products	Development Tools Applications Go
Search GO	□ Advanced Search □ TI Home □ TI&ME □ Employment □ Tech Support □ Comments □ Site Map □ TI Global

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
USER MANUALS

PRODUCT SUPPORT: <u>DEVELOPMENT TOOLS</u> | <u>APPLICATIONS</u>

# TLC272B, LinCMOS Precision Dual Operational Amplifier

DEVICE STATUS: ACTIVE

PARAMETER NAME	TLC272B
Vs (max) (V)	16
Vs (min) (V)	3
IQ per channel (max) (mA)	1.6
IQ per channel (typ) (mA)	0.7
GBW (typ) (MHz)	1.7
Slew Rate (typ) (V/us)	3.6
VIO (Full Range) (max) (mV)	3
VIO (25 deg C) (max) (mV)	2
IIB (max) (pA)	600
CMRR (min) (dB)	65
Vn at 1kHz (typ) (nV/rtHz)	25
Number of Channels	2
Spec'd at Vs (V)	5
Open Loop Gain (min) (dB)	74
Offset Drift (typ) (uV/C)	1.8

FEATURES Back to Top

- Trimmed Offset Voltage:
- TLC277...500 uV Max at 25°C,
- $\bullet$   $V_{DD} = 5 V$
- Input Offset Voltage Drift...Typically
   0.1 uV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:
- 0°C to 70°C...3 V to 16 V
- -40°C to 85°C...4 V to 16 V

- -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Output Voltage Range Includes Negative Rail
- High Input impedance...10<sup>12</sup> Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-in Latch-Up Immunity

The TLC272 and TLC277 precision dual

operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose BiFET devices.

These devices use Texas instruments silicon-gate LinCMOS<sup>TM</sup>

LinCMOS is a trademark of Texas Instruments Incorporated. technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the

low-cost TLC272 (10 mV) to the high-precision TLC277 (500 uV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

In general, many features associated with bipolar technology are available on LinCMOS<sup>TM</sup> operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

#### TECHNICAL DOCUMENTS

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: slos091b.pdf (588 KB) (Updated: 08/01/1994)

Full datasheet in Zipped PostScript: <a href="mailto:slos091b.psz">slos091b.psz</a> (557 KB)

## APPLICATION NOTES

Back to Top

View Application Reports for Signal Amplifiers (Less than equal to 100MHz)

- Analog Applications Journal May 2000 (SLYT015 Updated: 04/20/2000)
- Analog Applications Journal, September 1999 edition (SLYT005 Updated: 07/15/1999)
- Analysis Of The Sallen-Key Architecture (SLOA024A Updated: 07/27/1999)

USER MANUALS <u>Back to Top</u>

- Universal Op Amp Single, Dual, Quad (SOIC) Evaluation Module With Shutdown (SLOU061, 1160 KB Updated: 10/22/1999)
- Universal Operational Amplifier EVM (SLVU006A, 387 KB Updated: 03/22/1999)
- <u>Universal Operational Amplifier Evaluation Module Selection Guide</u> (SLOU060A, 16 KB Updated: 09/28/2000)
- <u>Universal Operational Amplifier Single, Dual, Quad (MSOP/TSSOP)</u> (SLOU055, 1196 KB Updated: 10/22/1999)
- Universal Operational Amplifier Single, Dual, Quad (PDIP) (SLOU062, 1211 KB Updated: 10/22/1999)

## PRICING/ AVAILABILITY

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP</u> (° C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY= 1000+	PACK QTY	PRICING/AVAILABILITY
TLC272BCD	<u>D</u>	8		ACTIVE	0.55	75	Check stock or order
TLC272BCDR	<u>D</u>	8		ACTIVE	0.55	2500	Check stock or order
TLC272BCP	<u>P</u>	8		ACTIVE	0.55	50	Check stock or order
TLC272BCPS	<u>PS</u>	8		ACTIVE	0.55	80	Check stock or order
TLC272BCPSR	<u>PS</u>	8		ACTIVE	0.55	2000	Check stock or order
TLC272BID	<u>D</u>	8		ACTIVE	0.56	75	Check stock or order
TLC272BIDR	<u>D</u>	8		ACTIVE	0.56	2500	Check stock or order

	_	_	<u>-</u>	_		
TLC272BIP	<u>P</u>	8	ACTIVE	0.56	50	Check stock or order

DEVELOPMENT TOOLS Back to Top

DEVELOTIME	N1 10020	ck to rop
Tool Part Number	Tool Title	Tool Type
UNIV-OPAMP- 1B	Universal EVM for Single/Dual OpAmps without Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)
UNIV-OPAMP- 2B	Universal EVM for Single/Dual OpAmps with Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)
UNIV-OPAMP- 3B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in MSOP/TSSOP packages	Evaluation Modules (EVM)
UNI V- OPAMP- 4B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in SOIC packages	Evaluation Modules (EVM)
UNIV-OPAMP- 5B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in PDIP packages	Evaluation Modules (EVM)

Table Data Updated on: 11/26/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>

* Texas Instruments	THE WORL	D LEADER I	N DSP AND	ANALOG
Products	Developmen	t Tools 💌	Applicat	ions
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | USER MANUALS

PRODUCT SUPPORT: <u>DEVELOPMENT TOOLS</u> | <u>APPLICATIONS</u>

# TLC277, Dual Precision Single Supply Operational Amplifier DEVICE STATUS: ACTIVE

PARAMETER NAME	TLC277
Vs (max) (V)	16
Vs (min) (V)	3
IQ per channel (max) (mA)	1.6
IQ per channel (typ) (mA)	0.7
GBW (typ) (MHz)	1.7
Slew Rate (typ) (V/us)	3.6
VIO (Full Range) (max) (mV)	1.5
VIO (25 deg C) (max) (mV)	0.5
IIB (max) (pA)	600
CMRR (min) (dB)	65
Vn at 1kHz (typ) (nV/rtHz)	25
Number of Channels	2
Spec'd at Vs (V)	5
Open Loop Gain (min) (dB)	74
Offset Drift (typ) (uV/C)	1.8

FEATURES Back to Top

- Trimmed Offset Voltage:
- TLC277...500 uV Max at 25°C,
- $V_{DD} = 5 V$
- Input Offset Voltage Drift...Typically
   0.1 uV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:
- 0°C to 70°C...3 V to 16 V
- -40°C to 85°C...4 V to 16 V

- -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix types)
- Output Voltage Range Includes Negative Rail
- High Input impedance...10<sup>12</sup> Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-in Latch-Up Immunity

The TLC272 and TLC277 precision dual

operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose BiFET devices.

These devices use Texas instruments silicon-gate LinCMOS<sup>TM</sup>

LinCMOS is a trademark of Texas Instruments Incorporated. technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for BiFET and NFET products. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the

low-cost TLC272 (10 mV) to the high-precision TLC277 (500 uV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC277CDR).

In general, many features associated with bipolar technology are available on LinCMOS<sup>TM</sup> operational amplifiers without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC272 and TLC277. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC272 and TLC277 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

#### TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: <u>slos091b.pdf</u> (588 KB) (Updated: 08/01/1994) Full datasheet in Zipped PostScript: slos091b.psz (557 KB)

APPLICATION NOTES

Back to Top

View Application Reports for Signal Amplifiers (Less than equal to 100MHz)

- Analog Applications Journal May 2000 (SLYT015 Updated: 04/20/2000)
- Analog Applications Journal, September 1999 edition (SLYT005 Updated: 07/15/1999)
- Analysis Of The Sallen-Key Architecture (SLOA024A Updated: 07/27/1999)

USER MANUALS <u>Back to Top</u>

- Universal Op Amp Single, Dual, Quad (SOIC) Evaluation Module With Shutdown (SLOU061, 1160 KB Updated: 10/22/1999)
- Universal Operational Amplifier EVM (SLVU006A, 387 KB Updated: 03/22/1999)
- <u>Universal Operational Amplifier Evaluation Module Selection Guide</u> (SLOU060A, 16 KB Updated: 09/28/2000)
- Universal Operational Amplifier Single, Dual, Quad (MSOP/TSSOP) (SLOU055, 1196 KB Updated: 10/22/1999)
- <u>Universal Operational Amplifier Single, Dual, Quad (PDIP)</u> (SLOU062, 1211 KB Updated: 10/22/1999)

SAMPLES <u>Back to Top</u>

	6	4	<b>6</b>	4		· · · · · · · · · · · · · · · · · · ·
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	DSCC NUMBER	<u>SAMPLES</u>
TLC2771D	<u>D</u>	8		ACTIVE		Request Samples
TLC2771P	<u>P</u>	8		ACTIVE		Request Samples

PRICING/ AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (° C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY= 1000+	PACK QTY	DSCC NUMBER	PRICING/AVAILABILITY
5962- 89494022A	<u>FK</u>	20	-55 TO 125	OBSOLETE				
TLC277CD	<u>D</u>	8		ACTIVE	0.84	75		Check stock or order

## 4 of 4

TLC277CDR	<u>D</u>	8		ACTIVE	0.84	2500	<u>Check sto</u>	ck or order
TLC277CP	<u>P</u>	8		ACTIVE	0.84	50	Check sto	ck or order
TLC277CPS	<u>PS</u>	8		ACTIVE	0.84	80	Check sto	ck or order
TLC277CPSR	<u>PS</u>	8		ACTIVE	0.84	2000	Check sto	ck or order
TLC2771D	<u>D</u>	8		ACTIVE	0.88	75	Check sto	ck or order
TLC277IDR	<u>D</u>	8		ACTIVE	0.88	2500	Check sto	ck or order
TLC2771P	<u>P</u>	8		ACTIVE	0.88	50	<u>Check sto</u>	ck or order
TLC277MFKB	<u>FK</u>	20	-55 TO 125	OBSOLETE				
TLC277MJG	<u>JG</u>	8	-55 TO 125	OBSOLETE				
TLC277MJGB	<u>JG</u>	8	-55 TO 125	OBSOLETE				

**DEVELOPMENT TOOLS** 

_	1.	1 -	T
<u> </u>	аск	ΙO	Top

<u> </u>							
Tool Part Number	Tool Title	Tool Type					
UNIV-OPAMP- 1B	Universal EVM for Single/Dual OpAmps without Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)					
UNI V- OPAMP- 2B	Universal EVM for Single/Dual OpAmps with Shutdown in MSOP/SOIC/SOT-23 packages	Evaluation Modules (EVM)					
UNI V- OPAMP- 3B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in MSOP/TSSOP packages	Evaluation Modules (EVM)					
UNI V- OPAMP- 4B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in SOIC packages	Evaluation Modules (EVM)					
UNI V- OPAMP- 5B	Universal EVM for Single/Dual/Quad OpAmps with/without Shutdown in PDIP packages	Evaluation Modules (EVM)					

Table Data Updated on: 11/26/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>