

# **MOSFET** - Power, Single N-Channel, DFN5/DFNW5 30 V, 4.8 mΩ, 55 A **NVMFS4C308N**

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable
- NVMFS4C308NWF Wettable Flanks Option for Enhanced Optical
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- Reverse Battery Protection
- DC-DC Converters Output Driver


#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Volta	age		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C		17.2	Α
Current R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C	I <sub>D</sub>	12.3	
Power Dissipation $R_{\theta JA}$ (Notes 1, 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	3	W
Continuous Drain Current R <sub>0</sub> JC (Notes 1, 2, 3)	Steady State	T <sub>C</sub> = 25°C		55	
Continuous Drain Current R <sub>0</sub> JC (Notes 1, 2, 3)		T <sub>C</sub> = 100°C	Ι <sub>D</sub>	39	Α
Power Dissipation R <sub>θJC</sub> (Notes 1, 2, 3)		T <sub>C</sub> = 25°C	P <sub>D</sub>	30.6	W
Pulsed Drain Current	$T_A = 25^{\circ}$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	144	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>STG</sub>	–55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	23	Α
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{GS}$ = 10 V, $I_L$ = 29 $A_{pk}$ , L = 0.1 mH, $R_{GS}$ = 25 $\Omega$ ) (Note 3)			E <sub>AS</sub>	42	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- Surface-mounted on FR4 board using the minimum recommended pad size.
- 3. This is the absolute maximum rating. Parts are 100% tested at  $T_J = 25$ °C,  $V_{GS} = 10 \text{ V}, I_L = 21 \text{ Apk}, E_{AS} = 22 \text{ mJ}.$

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	4.8 m $\Omega$ @ 10 V	55 A
30 V	7.0 mΩ @ 4.5 V	55 A



**N-CHANNEL MOSFET** 



4C08N = Specific Device Code for NVMFS4C308N

4C08WF= Specific Device Code of NVMFS4C308NWF

= Assembly Location

= Year W = Work Week ZZ = Lot Traceability

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVMFS4C308NT1G	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS4C308NWFT1G	DFNW5 (Pb-Free)	1500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	4.9	°C/W
Junction-to-Ambient - Steady State	$R_{ heta JA}$	49.8	C/VV

# **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> =	= 250 μA	30			V
Drain-to-Source Breakdown Voltage (transient)	V <sub>(BR)DSSt</sub>	$V_{GS} = 0 \text{ V}, I_{D(ava)}$ $T_{case} = 25^{\circ}\text{C}, t_{trans}$	<sub>al)</sub> = 8.4 A, <sub>ient</sub> = 100 ns	34			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				13.8		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25°C			1.0	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	; = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.3		2.1	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.9		mV/°0
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		4.0	4.8	<b>~</b> 0
		V <sub>GS</sub> = 4.5 V I <sub>D</sub> = 30 A		5.9	7.0	mΩ	
Forward Transconductance	9FS	V <sub>DS</sub> = 1.5 V, I	<sub>D</sub> = 15 A		42		S
Gate Resistance	$R_{G}$	$T_A = 25^{\circ}$	C	0.3	1.0	2.0	Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			1113	1670	pF
Output Capacitance	C <sub>OSS</sub>				702		
Reverse Transfer Capacitance	C <sub>RSS</sub>				39		
Capacitance Ratio	C <sub>RSS</sub> /C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz			0.035		
Total Gate Charge	Q <sub>G(TOT)</sub>				8.4		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.8		nC
Gate-to-Source Charge	$Q_{GS}$	$V_{GS}$ = 4.5 V, $V_{DS}$ =	15 V; I <sub>D</sub> = 30 A		3.5		
Gate-to-Drain Charge	$Q_{GD}$				3.3		
Gate Plateau Voltage	$V_{GP}$				3.4		V
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			18.2		nC
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>				9.0		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			33		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				15		ns
Fall Time	t <sub>f</sub>				4.0		1
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			7.0		
Rise Time	t <sub>r</sub>				26		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				19		ns
Fall Time	t <sub>f</sub>				3.0		

- 4. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 5. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTI	cs						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A	T <sub>J</sub> = 25°C		0.79	1.1	V
		I <sub>S</sub> = 10 A	T <sub>J</sub> = 125°C		0.66		V
Reverse Recovery Time	t <sub>RR</sub>				28.3		
Charge Time	ta	V <sub>GS</sub> = 0 V, dlS/dt = 100 A/μs, l <sub>S</sub> = 30 A			14.5		ns
Discharge Time	t <sub>b</sub>				13.8		
Reverse Recovery Charge	$Q_{RR}$	]			15.3		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**


80



 $V_{DS} = 3 V$ 70 ID, DRAIN CURRENT (A) 60 50 40 30  $T_J = 125^{\circ}C$ 20  $T_J = 25^{\circ}C$ 10  $T_{.1} = -55^{\circ}C$ 0 0.5 2.0 2.5 3.0 3.5 4.0 1.0 1.5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. V<sub>GS</sub>

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response




Figure 13. G<sub>FS</sub> vs. I<sub>D</sub> Figure 14. Avalanche Characteristics





0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

## **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS .....

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC	)		
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

PIN 1

**IDENTIFIER** 

// 0.10 C

○ 0.10 C



#### DFNW5 5x6 (FULL-CUT SO8FL WF) CASE 507BA


**ISSUE A** 

SEATING PLANE

**DATE 03 FEB 2021** 




DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.



<u> </u>	<b>-4</b> Χ θ
	<b>_</b> C
TAIL A	C SEATING PLANE


**MILLIMETERS** DIM MIN. NDM. MAX. 0.90 1.00 1.10 Α 0.05 A1 0.00 0.33 0.41 0.51 b 0.28 0.33 C 0.23 D 5.00 5.15 5.30 D1 4.70 4.90 5.10 D2 3.80 4.00 4.20 Ε 6.00 6.30 6.15 E1 5.70 5.90 6.10 E2 3.45 3.85 3.65 e 1.27 BSC G 0.575 0.71 0.51 1.35 1.50 Κ 1.20 0.575 0.51 0.71 L1 0.150 REF М 3.00 3.40 3.80




TOP VIEW

SIDE VIEW

DETAIL A





#### **GENERIC** MARKING DIAGRAM\*



= Assembly Location Α Υ = Year

W = Work Week 77 = Lot Traceability

XXXXXX = Specific Device Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

<b>DOCUMENT NUMBER:</b>	98
DOCUMENT NUMBER.	J 30

8AON26450H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** 

DFNW5 5x6 (FULL-CUT SO8FL WF)

**PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales