

## 400 W FOT-controlled PFC pre-regulator with the L6563S

### **Introduction**

This application note describes a demonstration board based on the transition-mode PFC controller L6563S and presents the results of its bench evaluation. The board implements a 400 W, wide-range mains input, PFC pre-conditioner suitable for ATX PSU, flat screen displays, etc. The chip is operated with fixed off time control in order to use a low-cost device like the L6563S, which is usually prohibitive at this power level. Fixed-off-time control allows continuous conduction mode operation, which is normally achieved with more expensive control chips and more complex control architectures.



<span id="page-0-0"></span>**Figure 1. L6563S 400 W FOT PFC demonstration board (p/n EVL6563S-400W)**

## **Contents**





# **List of figures**





## **List of tables**





## <span id="page-4-0"></span>**1 Main characteristics and circuit description**

The EVL6563S-400W demonstration board has the following characteristics.

- Line voltage range: 90 to 265 Vac
- $\bullet$  Minimum line frequency (f<sub>L</sub>): 47 Hz
- Regulated output voltage: 400 V
- Rated output power: 400 W
- $\bullet$  Maximum 2f<sub>L</sub> output voltage ripple: 10 V pk-pk
- Hold-up time: 22 ms ( $V_{\text{DROP}}$  after hold-up time: 300 V)
- Maximum switching frequency: 85 kHz (Vin = 90 Vac, Pout = 400 W)
- Minimum estimated efficiency:  $90\%$  (Vin = 90 Vac, Pout = 400 W)
- Maximum ambient temperature: 50 °C
- EMI: in accordance with EN55022 Class-B
- PCB type and size: single side, 70 µm, CEM-1, 148.5 x 132 mm
- Low profile design: 35 mm component maximum height

The demonstration board implements a power factor correction (PFC) pre-regulator delivering 400 W of continuous power on a regulated 400 V rail from a wide-range mains voltage, and providing for the reduction of the mains harmonics, thus complying with the European norm EN61000-3-2 and the Japanese norm JEITA-MITI. This rail will be the input for the cascaded isolated DC-DC converter that will provide the output voltages required by the load.

The board is equipped with enough heat sinking to allow full-load operation in still air. With an appropriate airflow and without any change in the circuit, the demonstration board can easily deliver up to 450 W.

The controller is the L6563S (U1), integrating all the functions needed to control the PFC stage and to interface with the downstream converter. The L6563S controller chip is designed for transition-mode (TM) operation, where the boost inductor works next to the boundary between continuous (CCM) and discontinuous conduction mode (DCM). However, with a slightly different usage, the chip can operate so that the boost inductor works in CCM, hence surpassing the limitations of TM operation in terms of power handling capability. The gate-drive capability of the L6563S is also adequate to drive the MOSFETs used at higher power levels. This approach, which couples the simplicity and cost-effectiveness of TM operation with the high-current capability of CCM operation, is the fixed off time (FOT) control. The control modulates the ON time of the power switch, while its OFF time is kept constant. More precisely, the line-modulated FOT (LM FOT) is used, where the OFF time of the power switch is not rigorously constant but is modulated by the instantaneous mains voltage. Refer to [2] for a detailed description of this technique.

The power stage of the PFC is a conventional boost converter, connected to the output of the rectifier bridge D2. It includes the coil L4, the diode D3 and the capacitors C6 and C7. The boost switch is represented by the power MOSFETs Q1 and Q2. The NTC R2 limits the inrush current at switch on. It has been connected to the DC rail, in series to the output electrolytic capacitor, in order to improve the efficiency during low line operation. Additionally, the splitting into two of the output capacitors (C6 and C7) means that the AC current is mainly managed by the film capacitor C7, making the electrolytic cheaper because it only has to bear the DC part.



At start-up the L6563S is powered by the Vcc capacitor (C12) that is charged via the resistors R3 and R4, and then the L4 secondary winding (pins 8-11), and the charge pump circuit (R5, C10, D5 and D4) generates the Vcc voltage that powers the L6563S during normal operations.

The dividers R32, R33 and R34 provide the L6563S multiplier with information relating to the instantaneous voltage used to modulate the boost current. The same information is also used to obtain the average value of the AC line by the voltage feed-forward  $(V_{FE})$  pin. The dividers R9, R10, R11, R12 and 13 are dedicated to sensing the output voltage while the dividers R6, R7, R8 and R24 are dedicated to protecting the circuit in case of voltage loop failures. The line-modulated FOT is obtained by the timing generator components D6, C15, R15, C16, R16, R31, Q3.

The board is equipped with an input EMI filter designed for a two-wire input mains plug. It is composed of two stages: a common-mode pi-filter connected at the input (C1, L1, C2, C3) and a differential-mode pi-filter after the input bridge (C4, L3, C5). It also offers the possibility of easily connecting a downstream converter and testing the interface signals managed by the L6563S.





<span id="page-6-0"></span>**Figure 2. EVL6563S-400W demonstration board: electrical schematic** 

 $\sqrt{2}$ 

## <span id="page-7-0"></span>**2 Test results and significant waveforms**

#### <span id="page-7-1"></span>**2.1 Harmonic content measurement**

One of the main purposes of a PFC pre-conditioner is to correct the input current distortion, decreasing the harmonic contents below the limits of the relevant regulations. Therefore, the board has been tested according to the European rule EN61000-3-2 Class-D and Japanese rule JEITA-MITI Class-D, at full load and 70 W output power, at both the nominal input voltage mains.

As shown in the following figures, the circuit can reduce the harmonics well below the limits of both regulations from full load down to light load. An output power of 70 W has been chosen because it is almost the lower power limit at which the harmonics have to be limited according the mentioned rules.

<span id="page-7-2"></span>

<span id="page-7-3"></span>**Figure 4. EVL6563S-400W compliance to JEITA-MITI Standard at full load**



<span id="page-7-4"></span>**Figure 5. EVL6563S-400W compliance to EN61000-3-2 Standard at 70 W load**



<span id="page-7-5"></span>





<span id="page-8-1"></span>For reference, the following waveforms show the input current and voltage at the nominal input voltage mains and at different load conditions.

<span id="page-8-0"></span>



#### <span id="page-8-2"></span> **Figure 9. EVL6563S-400W input current waveform at 100 V, 60 Hz, 200 W load**

<span id="page-8-3"></span>



#### <span id="page-9-0"></span> **Figure 11. EVL6563S-400W input current waveform at 100 V, 60 Hz, 70 W load**

<span id="page-9-1"></span>



<span id="page-9-3"></span>The power factor (PF) and the total harmonic distortion (THD) have also been measured and the results are reported in [Figure](#page-9-3) 13 and Figure 14. As shown, the PF at full load and half load remains close to unity throughout the input voltage mains range, while when the circuit is delivering 70 W it decreases at a high mains range. THD is low, remaining within 20% at the maximum input voltage.

<span id="page-9-2"></span>

The converter's efficiency reported in [Figure](#page-10-0) 15 is very good at all load and line conditions. At full load, it is always significantly higher than 90%, making this design suitable for highefficiency power supplies.

The measured output voltage variation at different line and load conditions is reported in [Figure](#page-10-1) 16. As shown, thanks to the voltage feed-forward function embedded in the L6563S, the voltage is perfectly stable over the entire input voltage range. At 265 Vac and light load, there is a negligible deviation of 1 V due to the intervention of the burst mode function.





<span id="page-10-1"></span><span id="page-10-0"></span>

## <span id="page-11-0"></span>**2.2 Inductor current in FOT and L6563S THD optimizer**

The following figures show the waveforms of the inductor current at different voltage mains: as shown in [Figure](#page-12-0) 17 and Figure 19, the inductor current waveform over the half-period of a line is very similar to that of a CCM PFC. [Figure](#page-12-1) 18 and Figure 20 (magnifications of the waveforms at the peak of the sine wave), show the different ripple currents and OFF times, which are modulated by the input mains voltage. It is also possible to note the transition angle from DCM to CCM, which occurs closer to the zero crossing of the current sine wave at low mains and moves towards the top if the circuit is working at high mains.

#### <span id="page-11-1"></span> **Figure 17. EVL6563S-400W inductor current ripple envelope at 115 Vac, 60 Hz, full load**

<span id="page-11-2"></span>





On both the drain voltage traces reported in [Figure](#page-12-1) 18 and Figure 20, close to the zero crossing points of the sine wave it is possible to note the action of the THD optimizer embedded in the L6563S. This optimizer is a circuit that minimizes the conduction's deadangle occurring at the AC's input current near the zero-crossings of the line voltage (crossover distortion). In this way, the THD of the current is considerably reduced. A major cause of this distortion is the inability of the system to transfer energy effectively when the instantaneous line voltage is very low. This effect is magnified by the high-frequency filter capacitor placed after the bridge rectifier, which retains some residual voltage that causes the diodes of the bridge rectifier to be reverse-biased and the input current flow to temporarily stop. To overcome this issue, the device forces the PFC pre-regulator to process more energy near the line voltage's zero-crossing, as compared to that commanded by the control loop.

This results in minimizing the time interval where energy transfer is lacking and fully discharging the high-frequency filter capacitor after the bridge. Essentially, the circuit artificially increases the ON time of the power switch with a positive offset added to the output of the multiplier in the proximity of the line voltage zero crossing. This offset is reduced as the instantaneous line voltage increases, so that it becomes negligible as the line voltage moves towards the top of the sinusoid, and it is modulated by the voltage on the  $V_{FF}$  pin so as to have little offset at low lines, where the transfer of energy at zero crossings is typically quite good, and a larger offset at high lines, where the energy transfer gets worse.

To get the maximum benefit from the THD optimizer circuit, the high-frequency filter capacitors after the bridge rectifier should be minimized, compatibly with EMI filtering needs. A large capacitance, in fact, introduces a conduction dead-angle of the AC input current in itself, thus reducing the effectiveness of the optimizer circuit.

<span id="page-12-0"></span>**Figure 19. EVL6563S-400W inductor current ripple envelope at 230 Vac, 50 Hz, full load**

<span id="page-12-1"></span>





#### <span id="page-13-0"></span>**2.3 Voltage feed-forward**

The power stage gain of PFC pre-regulators varies with the square of the RMS input voltage. So does the crossover frequency (fc) of the overall open-loop gain because the gain has a single pole characteristic. This leads to large trade-offs in the design. For example, setting the gain of the error amplifier to get an fc of 20 Hz at 264 Vac means having an fc of 4 Hz at 88 Vac, resulting in sluggish control dynamics. Additionally, the slow control loop causes large transient current flows during rapid line or load changes that are limited by the dynamics of the multiplier output. This limit is considered when selecting the sense resistor to let the full load power pass under minimum line voltage conditions, with some margin. But a fixed current limit allows excessive power inputs at high lines, whereas a fixed power limit requires the current limit to vary inversely with the line voltage.

The voltage feed-forward function can compensate for the gain variation with the line voltage and allow overcoming all of the above-mentioned issues. It consists of deriving a voltage proportional to the input RMS voltage, feeding this voltage into a squarer/divider circuit  $(1/\sqrt{2})^2$  corrector) and providing the resulting signal to the multiplier that generates the current reference for the inner current-control loop. In this way, a change of the line voltage will cause an inversely proportional change of the half sine amplitude at the output of the multiplier so that the current reference is adapted to the new operating conditions with (ideally) no need for invoking the slow dynamics of the error amplifier. Additionally, the loop gain will be constant throughout the input voltage range, which significantly improves dynamic behavior at low lines and simplifies loop design.

The L6563S realizes a voltage feed-forward with a technique that makes use of just two external parts and that limits the feed-forward time constant trade-off issue to only one direction. A capacitor C<sub>FF</sub> (C18) and a resistor  $R_{FF}$  (R26 + R27), both connected to the V<sub>FF</sub> pin (5), complete an internal peak-holding circuit that provides a DC voltage equal to the peak of the rectified sine wave applied on the MULT pin (pin 3).  $R_{FF}$  provides a means of discharging  $C_{FF}$  when the line voltage decreases.

However, a drawback of the  $V_{FF}$  technique is an increase in the harmonics; in fact, deriving a voltage proportional to the RMS line voltage implies a form of integration, which has its own time constant. If it is too small, the voltage generated will be affected by a considerable amount of ripple at twice the mains frequency, thus causing a distortion of the current reference (resulting in high THD and poor PF). If it is too large, there will be a considerable delay in setting the right amount of feed forward, resulting in excessive overshoot and undershoot of the pre-regulator's output voltage in response to large line voltage changes. Clearly, a trade-off is required. For reference, [Figure](#page-14-1) 21 and Figure 22 show a comparison of the input current shape and the measurement of the THD and 3RD harmonic amplitude for different  $C_{FF}$  values taken from a similar board using the former L6563.



<span id="page-14-1"></span>**Figure 22. EVL6563S-400W input current shape at 100 Vac, 60 Hz,** 

#### <span id="page-14-0"></span> **Figure 21. EVL6563S-400W input current shape at 100 Vac, 60 Hz, CFF = 470 nF, RFF = 390 k**Ω



To overcome this issue, the new L6563S integrates an innovative circuitry that allows getting a fast transient response regardless of the voltage change that occurs on the mains, both surges and drops. Therefore, if there is a sudden rise in the line voltage,  $C_{FE}$  is rapidly charged through the low impedance of the internal diode and no appreciable overshoot is visible at the pre-regulator's output. If there is a drop in the line voltage, an internal "mains drop" detector enables a low impedance switch that suddenly discharges  $C_{FE}$  therefore avoiding a long settling time before reaching the new voltage level. Consequently, an acceptably low steady-state ripple and low current distortion can be achieved without any considerable undershoot or overshoot on the pre-regulator's output like in systems with no feed-forward compensation.

[Figure](#page-15-0) 23 shows the behavior of the EVL6563S-400W demonstration board in the case of an input voltage surge from 90 to 140 Vac: in the graphic, it is evident that the  $V_{FF}$  function provides for the stability of the output voltage, which is not affected by the input voltage surge. In fact, thanks to the  $V_{FF}$  function, the compensation of the input voltage variation is very fast and the output voltage remains stable at its nominal value. The opposite is confirmed in [Figure](#page-15-1) 24: it shows the behavior of a PFC using the L6562 operating in FOT and delivering a similar output power. In the case of a mains surge, the controller cannot compensate it and the output voltage stability is guaranteed by the feedback loop only. Unfortunately, as previously said, its bandwidth is narrow and thus the output voltage has a significant deviation from the nominal value. The circuit has the same behavior in the case of a mains surge at any input voltage, and is also not affected if the input mains surge happens at any point of the input sine wave.



<span id="page-15-1"></span><span id="page-15-0"></span> **Figure 23. EVL6563S-400W input mains surge from 90 Vac to 140 Vac, full load,**   $C_{FF} = 1 \text{ }\mu\text{F}$ **L6562A FOT input mains surge from 90 Vac to 140 Vac, full load, NO V<sub>FF</sub> input** 



[Figure](#page-16-0) 25 shows the circuit's behavior in the case of a mains dip: as previously described, the internal circuitry has detected the decreasing of the mains voltage and has activated the  $C_{FE}$  internal fast discharge. As you can see in this case, the output voltage changes but within a few mains cycles it comes back to the nominal value. The situation is different if we check the performance of a controller without the  $V_{FF}$  function. [Figure](#page-16-1) 26 shows the behavior of a PFC using the L6562A operating in FOT and delivering a similar output power: in the case of a mains dip from 140 to 90 Vac, the output voltage variation is not very different but the output voltage requires a longer time to restore the original value.

Doing tests with a wider voltage variation (for example, 265 to 90 Vac) the output voltage variation of a PFC without the voltage feed-forward fast discharge is much more emphasized.



#### <span id="page-16-0"></span> **Figure 25. EVL6563S-400W input mains dip from 140 to 90 Vac, full load,**   $C_{FF} = 1 \mu F$

<span id="page-16-1"></span>



If you compare [Figure](#page-16-0) 21 and Figure 22 to Figure 23 and Figure 25, you can see that the input current of the last two figures is much better and the 3<sup>rd</sup> harmonic current distortion is not noticeable. This demonstrates the benefits of the new voltage feed-forward circuit integrated in the L6563S, allowing you to get a fast response to mains disturbances and a very low THD and high PF at the same time.



### <span id="page-17-0"></span>**2.4 Start-up and RUN pin**

<span id="page-17-2"></span>[Figure](#page-17-2) 27 and Figure 28 show the waveforms during the start-up of the circuit, at mains plug-in. The Vcc voltage rises up to the turn-on threshold, and the L6563S starts the operation. For a short time the energy is supplied by the Vcc capacitor, then the auxiliary winding and the charge pump circuit take over. At the same time, the output voltage rises from the peak value of the rectified mains to the nominal value of the PFC output voltage. The good phase margin of the compensation network allows a clean start-up, without any large overshoot.

<span id="page-17-1"></span>



## <span id="page-18-0"></span>**2.5 Brownout function**

A dangerous event for any PFC is the operation during a mains undervoltage. This condition may cause overheating of the power section due to an excess of RMS current. To protect the PFC from this abnormal operation, a brownout protection is needed. It is basically a nonlatched shutdown function that has to be activated when a mains undervoltage condition is detected.

The L6563S has a dedicated inhibit pin (RUN, #10) that embeds a comparator with hysteresis and which stops the L6563S operation if the voltage applied is below its threshold. Because the L6563S  $V_{FF}$  pin delivers a voltage signal proportional to the input mains, the complete brownout function can be easily realized using a simple resistor divider connected between the  $V_{FF}$  and RUN pins. In this demonstration board, the divider resistors setting the turn-on threshold are R26 and R27 on the schematic in [Figure](#page-18-1) 1. Figure 29 shows a start-up tentative below the threshold. As visible at start-up, the RUN pin does not allow the PFC start-up.



<span id="page-18-1"></span>**Figure 29. EVL6563S-400W start-up attempt at 80 Vac, 60 Hz, full load**

[Figure](#page-19-1) 30 and Figure 31 show the waveforms of the circuit during operation of the brownout protection. In both cases, the mains voltages were increased or decreased slowly. As you can see, at both turn-on and turn-off, there are no bouncing or starting attempts by the converter.



#### <span id="page-19-1"></span><span id="page-19-0"></span>**Figure 30. EVL6563S-400W start-up with slow Figure 31. EVL6563S-400W turn-off with slow input voltage increase - full load**





## <span id="page-20-0"></span>**2.6 Start-up at light loads**

<span id="page-20-1"></span> **Figure 32. EVL6563S-400W start-up at 265 V, 50 Hz, 30 mA load**

<span id="page-20-2"></span>



The board, as it is, is able to properly handle an output load as low as 12 W. With lower load levels, the system will not start up correctly at high lines because burst pulses last so long that the Vcc voltage drops below the UVLO of the L6563S. In such conditions, if the load increases suddenly, the PFC output voltage will drop until the IC resumes normal operation. When the L6563S is supplied from an external source (typically, it is the auxiliary voltage that powers the controller of the downstream converter or an auxiliary power supply), the minimum load that can be handled properly goes to virtually zero. The start-up behavior at the minimum load (12 W) is reported in [Figure](#page-20-1) 32. It can be noted that the self-supply circuit connected to the auxiliary winding of the inductor is working properly.

[Figure](#page-20-2) 33 shows the circuit start-up at no load, with the L6563S powered by an external Vcc (15 V). The PFC regulates the output voltage perfectly.



### <span id="page-21-0"></span>**2.7 Overvoltage and open-loop protection**

Normally, the voltage-control loop keeps the output voltage Vo of the PFC pre-regulator close to its nominal value, set by the ratio of the resistors of the output divider (R9, R10, R11 and R12 in parallel to R13). The device's PFC\_OK pin (#7) is dedicated to monitoring the output voltage with a separate resistor divider (R6, R7, R8 and R24). This divider has been selected so that the voltage at the pin reaches 2.5 V if the output voltage exceeds a preset value, usually higher than the maximum Vo that can be expected, also including worst-case load/line transients.

When this function is triggered, the activity of the gate drive is immediately stopped until the voltage on the PFC\_OK pin drops below 2.4 V. Notice that R1, R2, R3 and R4 can be selected without any constraints.

The unique criterion is that both dividers have to sink a current from the output bus, which needs to be significantly higher than the current biasing the error amplifier and PFC\_OK comparator.

The OVP function described above can handle "normal" overvoltage conditions, that is, those resulting from an abrupt load/line change or occurring at start-up. If the overvoltage is generated by a feedback disconnection, for instance, when the upper resistor of the output divider fails to open, an additional circuitry detects the voltage drop of the INV pin. If the voltage on pin INV is lower than 1.66 V and at the same time the OVP is active, the feedback failure is assumed. Hence, the gate drive activity is immediately stopped, the device is shut down, its quiescent consumption is reduced to below 180 μA and the condition is latched as long as the supply voltage of the IC stays above the UVLO threshold. At the same time, the PWM\_LATCH pin is asserted high. PWM\_LATCH is an open-source output that can deliver 2.8 V minimum with a 0.25 mA load, intended for tripping a latched shutdown function of the PWM controller IC in the cascaded DC-DC converter, so that the entire unit is latched off. In this case, to resume operation, it is necessary to recycle the input power so that the Vcc voltage of the L6563S goes below 6 V and that one of the PWM controller goes below its UVLO threshold.

The PFC\_OK pin doubles its function as a non-latched IC disable: a voltage below 0.23 V will shut down the IC, reducing its consumption to below 2 mA. In this case, both PWM\_STOP and PWM\_LATCH keep their high impedance status. To restart the IC, simply let the voltage at the pin go above 0.27 V.

Note that this function offers a complete protection against not only feedback loop failures or erroneous settings, but also against a failure of the protection itself. Either resistor of the PFC OK divider failing short or open or a PFC\_OK pin floating will result in the IC being shut down and the pre-regulator stopped.

The event of an open loop is captured in *[Figure](#page-22-0) 34*, where you can see the protection intervention stopping the operation of the L6563S and the activation of the PWM\_LATCH pin.







<span id="page-22-0"></span>**Figure 34. EVL6563S-400W open loop at 115 Vac,60 Hz, full load**



#### <span id="page-23-0"></span>**2.8 Power management/housekeeping functions**

A special feature of the L6563S is that it facilitates the implementation of the "housekeeping" circuitry needed to coordinate the operation of the PFC stage with that of the cascaded DC-DC converter. The functions realized by the housekeeping circuitry ensure that transient conditions such as power-up or power-down sequencing or failures of either power stage are properly handled. The L6563S provides some pins for this purpose.

As already mentioned, one communication line between the L6563S and the PWM controller of the cascaded DC-DC converter is the PWM\_LATCH pin (#8), which is normally open when the PFC works properly. It goes high if the L6563S loses control of the output voltage (because of a failure of the control loop) or if the boost inductor saturates, with the aim of latching off the PWM controller of the cascaded DC-DC converter as well.

A second communication line can be established via the disable function included in the RUN pin. Typically, this line is used to allow the PWM controller of the cascaded DC-DC converter to shut down the L6563S in the case of a light load to minimize the no-load input consumption of the power supply.



<span id="page-23-1"></span>

The third communication line is the PWM\_STOP pin (pin #9), which works in conjunction with the RUN pin (pin #10). The purpose of the PWM\_STOP pin is to inhibit the PWM activity of both the PFC stage and the cascaded DC-DC converter. The pin is an open collector, normally open, that goes low if the device is disabled by a voltage lower than 0.8 V on the RUN pin (#10). It is important to point out that this function works correctly in systems where the PFC stage is the master and the cascaded DC-DC converter is the slave or, in other words, where the PFC stage starts first, powers both controllers and enables/disables the operation of the DC-DC stage. This function is quite flexible and can be used in different ways. In systems comprising an auxiliary converter and a main converter (for example, a desktop PC's silver box or Hi-end flat-TV or monitor), where the auxiliary converter also powers the controllers of the main converter, the RUN pin (#10) can be used to start and stop the main converter. In the simplest case, to enable/disable the PWM controller, the PWM\_STOP (#9) pin can be connected to either the output of the error amplifier or, if the chip is provided with it, to its soft-start pin.

The EVL6563S-400W offers the possibility to test these functions by connecting it to the cascaded converter via the series resistors R28, R29, R30 and the connector J3. If the PWM\_STOP (#9) pin, which is an open-collector type, needs a pull-up resistor, connect it close to the cascaded PWM for better noise immunity.

24/38 Doc ID 15796 Rev 2





<span id="page-24-0"></span>**Figure 36. Interface circuits that let the L6563S switch a PWM controller on or off** 



## <span id="page-25-0"></span>**3 Layout hints**

The layout of any converter is a very important phase in the design process that sometimes does not get the required attention by engineers. Even if the layout phase is sometimes time-consuming, a good layout saves time during the functional debugging and qualification phases. Additionally, a power supply circuit with a correct layout needs smaller EMI filters or less filter stages and therefore contributes to money saving.

The L6563S does not require any specific attention to the layout. General layout rules for any power converter have to be applied carefully. These basic rules are listed below, taking the EVL6563S-400W schematic as reference. They can be used for other PFC circuits with any power level, working either in FOT or TM control mode.

- 1. Keep the power and signal RTN separate. Connect the return pins of the component carrying the high current, such as the C4, C5 input filter, sense resistors, C6 and C7 output capacitor, as close as possible. This point will be the RTN's start point. A downstream converter will have to be connected to this return point.
- 2. Minimize the length of the traces relevant to L3, boost inductor L4, MOSFET drain, boost rectifier D4 and output capacitors C6 and C7.
- 3. Keep signal components as close as possible to each relevant pin of the L6563S. Keep the tracks relevant to pin #1 (INV) as short as possible. Components and traces relevant to the error amplifier have to be placed far from traces and connections carrying signals with high dv/dt like the MOSFET drains (Q1 and Q2).
- 4. Connect heat sinks to the power GND.
- 5. Add an external shield to the boost inductor and connect it to the power GND.
- 6. Connect the RTN of the signal components, including the feedback, PFC\_OK and MULT dividers, close to the L6563S' pin #12 (GND).
- 7. Connect a ceramic capacitor (100÷470 nF) to pin #14 (Vcc) and to pin #12 (GND), close to the L6563S. Connect this point to the RTN's start point (see 1).





<span id="page-26-0"></span>



## <span id="page-27-0"></span>**4 Audible noise**

Differential mode currents in a circuit with high- and low-frequency components (like in a PFC) may produce audible noise due to inter-modulation between the operating frequency and the mains line frequency.

This phenomenon occurs because of the mechanical vibration of reactive components like capacitors and inductors. Current flowing in the winding can cause the vibration of wires or ferrite, and as such produce buzzing noise. To avoid this, the boost and filter inductors have to be wound with a correct wire tension and the component has to be varnished or dipped. Frequently, X-capacitors and filter capacitors after the bridge generate acoustic noise because of AC current that causes the electrodes to vibrate, producing buzzing noise. Thus, minimizing the AC current by inserting a differential-mode, Pi filter between the bridge and the boost inductor helps to reduce the acoustic noise. The EMI filter will also benefit from this. In fact, such a filter significantly decreases the ripple current that otherwise has to be filtered by the EMI filter. The capacitors to be selected are of a polypropylene (preferably dipped) type because boxed ones are generally more at risk of generating acoustic noise.



## <span id="page-28-0"></span>**5 Thermal measures**

To verify the reliability of the design, a thermal mapping by means of an IR camera has been done. [Figure](#page-28-2) 38 and Figure 39 show the thermal measurements on the board component side at nominal input voltages and full load. Pointers (visible on the images) placed across the key components show the relevant temperature. [Table](#page-28-3) 1 provides the correlation between the measured points and the components, for both thermal maps. The ambient temperature during both measurements was 27°C. According to the results obtained, all the board components are operating within their temperature limits.



<span id="page-28-1"></span>

#### <span id="page-28-2"></span>**Figure 39. Thermal map at 230 Vac, 50 Hz - full load**



#### <span id="page-28-3"></span>Table 1. **Table 1. Measured temperature at 115 Vac and 230 Vac - full load**





## <span id="page-29-0"></span>**6 Conducted emissions pre-compliance tests peak detection**

<span id="page-29-2"></span>The following figures show the peak measurement of the conducted noise at full load and nominal mains voltages. The limits shown on the diagrams are relevant to the EN55022 Class-B, the most popular norm for domestic equipment using a two-wire mains connection. As shown, a good margin of the measures with respect to the limits is achieved in all test conditions.



<span id="page-29-1"></span>

<span id="page-29-4"></span><span id="page-29-3"></span>**Figure 42. 230 Vac and full load - phase Figure 43. 230 Vac and full load - neutral**





# <span id="page-30-0"></span>**7 Bill of materials**



#### <span id="page-30-1"></span>**Table 2. Bill of materials for the EVL6563S-400W demonstration board**











#### **Table 2. Bill of materials for the EVL6563S-400W demonstration board (continued)**



## <span id="page-33-0"></span>**8 PFC coil specification**

#### <span id="page-33-1"></span>**8.1 General description and characteristics**

- Application types: consumer, home appliances
- Inductor type: open
- $\bullet$  Coil former: vertical type,  $6 + 6$  pins
- Maximum temperature rise: 45 °C
- Maximum operating ambient temperature: 60 °C

### <span id="page-33-2"></span>**8.2 Electrical characteristics**

- Converter topology: boost PFC pre-regulator, FOT control
- Core type: PQ40-30 material grade PC44 or equivalent
- Maximum operating frequency: 100 kHz
- Primary inductance: 500 H 10% at 1 kHz 0.25 V  $^{(a)}$
- Primary RMS current 4.75 A

#### <span id="page-33-3"></span>**Figure 44. Electrical diagram**



#### <span id="page-33-4"></span>Table 3. **Winding characteristics**



a. Measured between pins 1-2 and 5-6.



## <span id="page-34-0"></span>**8.3 Mechanical aspects and pin numbering**

- Maximum height from PCB: 31 mm
- Ferrite: two symmetrical half cores, PQ40-30
- Material grade: PC44 or equivalent
- Central leg air gap: to be defined, in order to get the required inductance value
- Coil former type: vertical,  $6 + 6$  pins
- Pin distance: 5 mm
- Row distance: 45.5 mm
- Cut pins: 9 12
- External copper shield: not insulated (for EMI reasons), connected to pin 11 (GND)

<span id="page-34-1"></span>



● P/N: 86H-5410B



## <span id="page-35-0"></span>**9 References**

- 1. "L6563S enhanced transition-mode PFC controller", datasheet.
- 2. "Design of fixed-off-time controlled PFC pre-regulators with the L6562", AN1792.
- 3. "How to design a transition mode PFC pre-regulator with the new L6562A", AN2761.
- 4. "Design of 400 W fixed-off-time controlled PFC pre-regulator with the new L6562A", AN2782.



# <span id="page-36-0"></span>**10 Revision history**

#### <span id="page-36-1"></span>Table 4. **Document revision history**





#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**

38/38 Doc ID 15796 Rev 2

