
ASNT5173-PQC DC-17*Gbps*/13*GHz* Signal Phase Shifter with Amplitude Control

- Broadband (DC-17*Gbps*/13*GHz*) tunable data/clock phase shifter
- Delay adjustment range of 135ps
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 100MHz of bandwidth for the phase adjustment tuning ports
- Fully differential CML input interfaces
- Fully differential CML output interface with adjustable SE amplitude from 0 to 0.8V
- 1GHz of bandwidth for the amplitude adjustment tuning ports
- Single +3.3V or -3.3V power supply
- Power consumption: 495mW
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package



DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT5173-PQC is a data / clock variable delay line fabricated in SiGe technology. The IC shown in Fig. 1 provides an adjustable delay of its differential output signal outp/outn in relation to its broadband input signal ip/in. The delay is controlled through a wide-band differential tuning port icntp/icntn.

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

The output amplitude is controlled through a wide-band differential tuning port tnp/tnn. Due to an extremely low jitter, the part is suitable for use in high-speed measurement / test equipment.

Delay Control Port

The delay is controlled through a wide-band differential tuning port icntp/icntn. The delay control diagram is shown in Fig. 2.




Fig. 2. Delay Control Diagram

Amplitude Control Port

The output amplitude is controlled through a wide-band differential tuning port tnp/tnn. The amplitude control diagram is shown in Fig. 3.




Fig. 3. Amplitude Control Diagram



%

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and <math>vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 500hm termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Parameter Min **Units** Max Supply Voltage (vee) -3.6 V Power Consumption 0.55 W RF Input Voltage Swing (SE) V1.0 Case Temperature +90 ${}^{o}C$ Storage Temperature +100 ${}^{o}C$ -40 Operational Humidity 10 98 % Storage Humidity

10

98

Table 1. Absolute Maximum Ratings

TERMINAL FUNCTIONS

TE	ERMINA	AL	DESCRIPTION						
Name	No.	Type							
High-Speed I/Os									
ip in	20	CML	Differential high-speed signal inputs with internal SE 50 <i>Ohm</i>						
in	22	input	termination to VCC						
icntp	2	Input	Differential low-speed control inputs with internal SE 100 <i>Ohm</i>						
icntn	4		termination to vcc						
tnp	16	CML	Differential low-speed control inputs with internal SE 50 <i>Ohm</i>						
tnn	14	input	termination to VCC						
outp	10	CML	Differential high-speed signal outputs with internal SE 50 <i>Ohm</i>						
outn	8	output	termination to vcc. Require external SE 50 <i>Ohm</i> termination to vcc						
Supply and Termination Voltages									
Name		De	escription	Pin Number					
vcc	Positive power supply (+3.3 <i>V</i> or 0)			1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23					
vee	Negative power supply (0V or -3.3V)			6, 12, 18, 24					



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN T	YP MAX	UNIT	COMMENTS					
General Parameters									
vee	-3.1 -	3.3 -3.5	V	±6%					
VCC		0.0	V	External ground					
Ivee		150	mA						
Power consumption	4	495	mW						
Junction temperature	-40	25 125	°C						
HS Input Data/Clock (ip/in)									
Data Rate	DC	17	Gbps						
Frequency	DC	13	GHz	For clock signals					
Swing	0.05	1.0	V	Differential or SE, p-p					
CM Voltage Level	vcc-0.8	VCC	V	Must match for both inputs					
-	HS	Output Data	Clock (O	utp/outn)					
Data Rate	DC	17	Gbps						
Frequency	DC	13	GHz	For clock signals					
Logic "1" level	,	vcc	V						
Highest logic "0" level	,	vcc	V	With external 500hm DC termination a					
Lowest logic "0" level	vcc-0.55	vcc-0.43	V	full range of tnp/tnn control signal					
Rise/Fall times	15	19	ps	20%-80%					
Output Jitter		1	ps	Peak-to-peak					
Duty cycle	45	50 55	%	For clock signal					
		Output-to-	Input De	lay					
A division and manage		140	ps	At 1 <i>GHz</i> For the full range of					
Adjustment range		135	ps	At 13 <i>GHz</i> icntp/icntn control signa					
Absolute delay stability	-15	15	ps	0-125°C					
	Pha	se Shift Contr	ol port (ic	entp/ientn)					
Bandwidth	DC	100	MHz						
SE voltage level	vcc-600	VCC	mV	Half control range when the opposite p					
				is at vcc					
SE voltage level	vcc-1200	VCC	mV	Full control range when the opposite pi					
				is at $vcc-0.6V$					
Differential swing	0	1200	mV	Peak-peak, full control range					
CM Level	vcc-(Dif	ff. swing)/4	V	In differential mode					
	О	utput Amplitu	ıde port ((tnp/tnn)					
Bandwidth	DC	1000	MHz						
SE voltage level	vcc-500	VCC	mV	Half control range when the opposite p					
				is at vcc					
SE voltage level	vcc-1000	VCC	mV	Full control range when the opposite pi					
				is at $vcc-0.5V$					
Differential swing	0	1000	mV	Peak-peak, full control range					
CM Level	vcc-(Dif	ff. swing)/4	V	In differential mode					

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 4. It is recommended that the center heat slug located on the back side of the package is soldered to the vee plain, which is ground for the positive supply or power for the negative supply. It will help dissipate heat generated by the chip during operation.

The part's identification label is ASNT5173-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 4. QFN 24-Pin Package Drawing (all dimensions in mm)



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

REVISION HISTORY

Revision	Date	Changes		
6.3.2	01-2020	Updated Package Information		
6.2.2	07-2019	Updated Letterhead		
6.2.1	06-2013	Corrected title		
		Corrected control diagrams		
		Corrected electrical characteristics table		
6.1.1	03-2013	Corrected package pin out drawing		
		Revised functional block diagram		
		Revised description		
		Corrected amplitude control diagram		
		Corrected terminal functions		
		Corrected electrical characteristics		
6.0.1	02-2013 Corrected title			
		Revised package pin out drawing		
		Revised functional block diagram		
		Revised description		
		Added delay control diagram		
		Added amplitude control diagram		
		Added power supply configuration		
		Added absolute maximum ratings		
		Revised terminal functions		
		Revised electrical characteristics		
		Added package information and mechanical drawing		
		Format correction		
5.0	08-2009	Revised electrical characteristics section		
4.0	02-2008	Revised electrical characteristics section		
3.0	06-2007	Revised electrical characteristics section		
2.0	04-2007	Revised terminal functions section		
1.0	01-2007	First release		