Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- ìStandardî: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- ìHigh Qualityî: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- ìSpecificî: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual

V850E/IA1

32-bit Single-Chip Microcontrollers

Hardware

```
μPD703116 
μPD703116(A) 
μPD703116(A1) 
μPD70F3116 
μPD70F3116(A) 
μPD70F3116(A1)
```
Document No. U14492EJ6V0UD00 (6th edition) Date Published February 2008 N

Printed in Japan **1999, 2002** $[MEMO]$

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

2 HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

3 PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4 STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

POWER ON/OFF SEQUENCE 5

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

INPUT OF SIGNAL DURING POWER OFF STATE 6

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- **The information in this document is current as of December, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). "Special":
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

Related Documents The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850E/IA1

Documents related to development tools (User's Manuals)

CONTENTS

CHAPTER 1 INTRODUCTION

The V850E/IA1 is a product in NEC Electronics V850 single-chip microcontrollers. This chapter provides an overview of the V850E/IA1.

1.1 Outline

The V850E/IA1 is a 32-bit single-chip microcontroller that realizes high-precision inverter control of a motor due to high-speed operation. It uses the V850E1 CPU, a V850 microcontroller, and has on-chip ROM, RAM, bus interface, DMA controller, a variety of timers including a 3-phase sine wave PWM timer for a motor, various serial interfaces including FCAN, and peripheral facilities such as A/D converters.

(1) Implementation of V850E1 CPU

The V850E1 CPU supports a RISC instruction set in which instruction execution speeds are increased greatly through the use of basic instructions that execute one instruction per clock and optimized pipelines. Moreover, it supports multiply instructions using a 32-bit hardware multiplier, saturated product-sum operation instructions, and bit manipulation instructions as optimum instructions for digital servo control applications. Object code efficiency is increased in the C compiler by using 2-byte length basic instructions and instructions corresponding to high-level languages, which makes a program compact.

Furthermore, since interrupt response time including processing by the on-chip interrupt controller also is fast, this CPU is suited to the realm of advanced real-time control.

(2) External bus interface function

As the external bus interface, there is a multiplex bus configuration that is an address bus (24 bits) and data bus (select 8 bits or 16 bits) suitable for compact system design. SRAM and ROM memories can be connected.

In the DMA controller, a transfer is started using software and transfers between external memories can be made concurrent with internal CPU operations or data transfers. Real-time control such as motor control or communication control also can be realized simultaneously due to high speed, high-performance CPU instruction execution.

(3) On-chip flash memory (μ**PD70F3116)**

The on-chip flash memory version (μ PD70F3116), which has a quickly accessible flash memory on-chip, can shorten system development time since it is possible to rewrite a program with the V850E/IA1 mounted in an application system. Moreover, it can greatly improve maintainability after a system ships.

(4) Complete middleware, development environment products

The V850E/IA1 can execute JPEG, JBIG, MH/MR/MMR and other middleware fast. Moreover, since middleware for realizing speech recognition, speech synthesis, and other processing also is provided, multimedia systems can be realized easily by combining with this middleware.

A development environment that integrates an optimizing C compiler, debugger, in-circuit emulator, simulator, and system performance analyzer also is provided.

Table 1-1 lists the differences between the V850E/IA1 and V850E/IA2. Table 1-2 lists the differences between the V850E/IA1 and V850E/IA2 register setting values.

Table 1-1. Differences Between V850E/IA1 and V850E/IA2

Note The maximum operating frequency of the in-circuit emulator is 40 MHz. A frequency of 50 MHz can be supported by upgrading the in-circuit emulator, so contact an NEC Electronics sales representative or distributor.

Remark For details, refer to the user's manual of each product.

Table 1-2. Differences Between V850E/IA1 and V850E/IA2 Register Setting Values

Notes 1. Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is $1B$ (fcLK = fxx/2)

2. Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register $(PRM02) = OB$ (fcLK = fxx/4).

Remark For details, refer to the user's manual of each product.

1.2 Features

Exceptions: 1 cause 8 levels of priority definable

O Memory access control SRAM controller

1.3 Applications

• μ PD703116, 70F3116: Consumer equipment (inverter air conditioner)

Industrial equipment (motor control, general-purpose inverter)

• ^μPD703116(A), 703116(A1), 70F3116(A), 70F3116(A1): Automobile applications (electrical power steering, electric car control)

1.4 Ordering Information

Remarks 1. xxx indicates the ROM code suffix.

2. Products with -A at the end of the part number are lead-free products.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

Note The maximum operating frequency of the in-circuit emulator is 40 MHz. A frequency of 50 MHz can be supported by upgrading the in-circuit emulator, so contact an NEC Electronics sales representative or distributor.

1.5 Pin Configuration (Top View)

• **144-pin plastic LQFP (fine pitch) (20** × **20)**

^μPD703116GJ-xxx-UEN, 703116GJ-xxx-UEN-A, 703116GJ(A)-xxx-UEN, 703116GJ(A)-xxx-UEN-A, ^μPD703116GJ(A1)-xxx-UEN, 703116GJ(A1)-xxx-UEN-A, 70F3116GJ-UEN, 70F3116GJ-UEN-A, ^μPD70F3116GJ(A)-UEN, 70F3116GJ(A)-UEN-A, 70F3116GJ(A1)-UEN, 70F3116GJ(A1)-UEN-A

Pin Identification

1.6 Configuration of Function Block

1.6.1 Internal block diagram

1.6.2 Internal units

(1) CPU

The CPU uses 5-stage pipeline control to execute address calculation, arithmetic and logical operation, data transfer, and most other instruction processing in one clock.

A multiplier (16 bits \times 16 bits \rightarrow 32 bits or 32 bits \times 32 bits \rightarrow 64 bits), barrel shifter (32-bit), and other dedicated hardware are on-chip to accelerate complex instruction processing.

(2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on a physical address obtained from the CPU. If there is no bus cycle start request from the CPU when fetching an instruction from an external memory area, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is fetched into the internal instruction queue of the CPU.

(3) Memory controller (MEMC)

The MEMC controls SRAM, ROM, and various I/O for external memory expansion.

(4) DMA controller (DMAC)

The DMA transfers data between memory and I/O in place of the CPU.

The address mode is two-cycle transfer. The three bus modes are single transfer, single-step transfer, and block transfer.

(5) ROM

There is on-chip flash memory (256 KB) in the μ PD70F3116, and mask ROM (256 KB) in the μ PD703116. On an instruction fetch, the ROM can be accessed by the CPU in one clock.

When single-chip mode 0 or flash memory programming mode is set, ROM is mapped starting from address 00000000H.

When single-chip mode 1 is set, it is mapped starting from address 00100000H. ROM cannot be accessed if ROMless mode 0 or 1 is set.

(6) RAM

RAM is mapped starting from address FFFFC000H. It can be accessed by the CPU in one clock on an instruction fetch or data access.

(7) Interrupt controller (INTC)

The INTC services hardware interrupt requests from on-chip peripheral I/O and external sources (NMI, INTP0 to INTP6, INTP20 to INTP25, INTP30, INTP31, INTP100, INTP101, INTP110, INTP111). For these interrupt requests, eight levels of interrupt priority can be defined and multiprocessing controls against the interrupt sources can be performed.

(8) Clock generator (CG)

The CG provides a frequency that is 1, 2.5, 5, or 10 times (using the on-chip PLL) or 1/2 times (not using the on-chip PLL) the input clock (fx) as the internal system clock (fxx). As the input clock, connect an external resonator to pins X1 and X2 (only when using the on-chip PLL synthesizer) or input an external clock from the X1 pin.

(9) Timer/counter function

This unit incorporates a 2-channel 16-bit timer (TM0) for 3-phase sine wave PWM inverter control, a 2 channel 16-bit up/down counter (TM1) that can be used for 2-phase encoder input or as a general-purpose timer, a 2-channel 16-bit general-purpose timer unit (TM2), a 1-channel 16-bit timer/event counter (TM3), and a 1-channel 16-bit interval timer (TM4) on-chip, and can measure the pulse interval or frequency and can output a programmable pulse.

(10) Serial interface

A 3-channel asynchronous serial interface (UART), 2-channel clocked serial interface (CSI), and 1-channel FCAN are provided as serial interfaces.

The UART performs data transfer using pins TXDn and RXDn $(n = 0 to 2)$.

The CSI performs data transfer using pins SOm, SIm, and \overline{SCKm} (m = 0, 1).

FCAN performs data transfer using pins CTXD and CRXD.

(11) NBD function

There is a 1-channel NBD on-chip as a debugging interface $(\mu$ PD70F3116 only).

(12) A/D converter (ADC)

Two units of a high-speed, high-resolution 10-bit A/D converter having eight analog input pins are implemented. The ADC converts using a successive approximation method.

(13) Ports

As shown in the table below, ports function as general-purpose ports and as control pins.

1.7 Differences Between Products

CHAPTER 2 PIN FUNCTIONS

The names and functions of the V850E/IA1 pins are shown below. These pins can be divided by function into port pins and non-port pins.

2.1 List of Pin Functions

(1) Port pins

(2/3)

(3/3)

(2) Non-port pins

Notes 1. ^μPD70F3116 only

2. ^μPD703116 only

Note ^μPD70F3116 only
2.2 Pin Status

The following table shows the status of each pin after a reset, in power-saving mode (software STOP mode, IDLE, HALT), on a DMA transfer, and on a bus hold.

Caution When controlling the external bus using an ASIC or the like in standby mode, provide a separate controller.

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- −: No input sampling

2.3 Description of Pin Functions

(1) P00 to P07 (Port 0) … Input

Port 0 is an 8-bit input-only port in which all pins are fixed for input.

Besides functioning as an input port, in control mode, P00 to P07 operate as NMI input, timer/counter output stop signal input, external interrupt request input, and A/D converter (ADC) external trigger input. Normally, if function pins also serve as ports, one mode or the other is selected using a port mode control register. However, there is no such register for P00 to P07. Therefore, the input port cannot be switched with the NMI input pin, timer/counter output stop signal input pin, external interrupt request input pin, and A/D converter (ADC) external trigger input pin. Read the status of each pin by reading the port.

(a) Port mode

P00 to P07 are input-only.

(b) Control mode

P00 to P07 also serve as NMI, ESO0, ESO1, ADTRG0, ADTRG1, and INTP0 to INTP6 pins, but they cannot be switched.

(i) NMI (Non-maskable interrupt request) … Input

This is non-maskable interrupt request input.

(ii) ESO0, ESO1 (Emergency shut off) … Input

These pins input timer 00 and timer 01 output stop signals.

(iii) INTP0 to INTP6 (External interrupt input) … Input

These are external interrupt request input pins.

(iv) ADTRG0, ADTRG1 (A/D trigger input) … Input

These are A/D converter external trigger input pins.

(2) P10 to P15 (Port 1) … I/O

Port 1 is a 6-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as an I/O port, in control mode, P10 to P15 operate as timer/counter I/O and external interrupt request input.

An operation mode of port or control mode can be selected for each bit and specified by the port 1 mode control register (PMC1).

(a) Port mode

P10 to P15 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

(b) Control mode

P10 to P15 can be set to port or control mode in 1-bit units using PMC1.

(i) TO10, TO11 (Timer output) … Output

These pins output timer 10 and timer 11 pulse signals.

(ii) TIUD10, TIUD11 (Timer count pulse input) … Input

These are external count clock input pins to the up/down counter (timer 10, timer 11).

(iii) TCUD10, TCUD11 (Timer control pulse input) … Input

These pins input count operation switching signals to the up/down counter (timer 10, timer 11).

(iv) TCLR10, TCLR11 (Timer clear) … Input

These are clear signal input pins to the up/down counter (timer 10, timer 11).

(v) INTP100, INTP101 (External interrupt input) … Input

These are external interrupt request input pins and timer 10 external capture trigger input pins.

(vi) INTP110, INTP111 (External interrupt input) … Input

These are external interrupt request input pins and timer 11 external capture trigger input pins.

(3) P20 to P27 (Port 2) … I/O

Port 2 is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as an I/O port, in control mode, P20 to P27 operate as timer/counter I/O and external interrupt request input.

An operation mode of port or control mode can be selected for each bit and specified by the port 2 mode control register (PMC2).

(a) Port mode

P20 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2).

(b) Control mode

P20 to P27 can be set to port or control mode in 1-bit units using PMC2.

- **(i) TO21 to TO24 (Timer output) … Output** These pins output a timer 2 pulse signal.
- **(ii) TO3 (Timer output) … Output**

This pin outputs a timer 3 pulse signal.

(iii) TI2, TI3 (Timer input) … Input

These are timer 2 and timer 3 external count clock input pins.

(iv) TCLR2, TCLR3 (Timer clear) … Input

These are timer 2 and timer 3 clear signal input pins.

(v) INTP20 to INTP25 (External interrupt input) … Input

These are external interrupt request input pins and timer 2 external capture trigger input pins.

(vi) INTP30, INTP31 (External interrupt input) … Input

These are external interrupt request input pins and timer 3 external capture trigger input pins.

(4) P30 to P37 (Port 3) … I/O

Port 3 is an 8-bit I/O that can be set to input or output in 1-bit units.

Besides functioning as an I/O port, in control mode, P30 to P37 operate as serial interface (UART0 to UART2) I/O.

An operation mode of port or control mode can be selected for each bit and specified by the port 3 mode control register (PMC3).

(a) Port mode

P30 to P37 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

(b) Control mode

P30 to P37 can be set to port or control mode in 1-bit units using PMC3.

(i) TXD0 to TXD2 (Transmit data) … Output

These pins output serial transmit data of UART0 to UART2.

(ii) RXD0 to RXD2 (Receive data) … Input

These pins input serial receive data of UART0 to UART2.

(iii) ASCK1, ASCK2 (Asynchronous serial clock) … I/O

These are UART1 and UART2 serial clock I/O pins.

(5) P40 to P47 (Port 4) … I/O

Port 4 is an 8-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as an I/O port, in control mode, P40 to P47 operate as serial interface (CSI0, CSI1, FCAN) I/O.

An operation mode of port or control mode can be selected for each bit and specified by the port 4 mode control register (PMC4).

(a) Port mode

P40 to P47 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

(b) Control mode

P40 to P47 can be set to port or control mode in 1-bit units using PMC4.

(i) SO0, SO1 (Serial output) … Output

These pins output CSI0 and CSI1 serial transmit data.

- **(ii) SI0, SI1 (Serial input) … Input** These pins input CSI0 and CSI1 serial receive data.
- **(iii) SCK0, SCK1 (Serial clock) … I/O** These are CSI0 and CSI1 serial clock I/O pins.
- **(iv) CTXD (Transmit data for controller area network) … Output** This pin outputs FCAN serial transmit data.

(v) CRXD (Receive data for controller area network) … Input

This pin inputs FCAN serial receive data.

(6) PCM0 to PCM4 (Port CM) … I/O

Port CM is a 5-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, PCM0 to PCM4 operate as wait insertion signal input, internal system clock output, and bus hold control signal output.

An operation mode of port or control mode can be selected for each bit and specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 to PCM4 can be set to input or output in 1-bit units using the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM4 can be set to port or control mode in 1-bit units using PMCCM.

(i) WAIT (Wait) … Input

This control signal input pin, which inserts a data wait in a bus cycle, can input asynchronously with respect to a CLKOUT signal. Sampling is done at the falling edge of a CLKOUT signal in a bus cycle in a T2 or TW state. If the setup or hold time is not secured in the sampling timing, wait insertion may not be performed.

(ii) CLKOUT (Clock output) … Output

This is an internal system clock output pin. In single-chip mode 1 and ROMless mode 0 or 1, output is not performed by the CLKOUT pin because it is in port mode during the reset period. To perform CLKOUT output, set this pin to control mode using the port CM mode control register (PMCCM).

(iii) HLDAK (Hold acknowledge) … Output

This is an acknowledge signal output pin that shows that the V850E/IA1 received a bus hold request and that the external address/data bus and various strobe pins entered in a high-impedance state. While this signal is active, the external address/data bus and various strobe pins become highimpedance and transfer the bus mastership to the external bus master.

(iv) HLDRQ (Hold request) … Input

This is the input pin by which an external device requests that the V850E/IA1 release the external address/data bus and various strobe pins. The signal via this pin can be input asynchronously with respect to the CLKOUT signal. When this pin becomes active, the V850E/IA1 makes the external address/data bus and various strobe pins high-impedance after the executing bus cycle terminates (or immediately if there is none) and releases the bus by making the HLDAK signal active. To reliably set bus hold status, keep the HLDRQ signal active until a HLDAK signal is output.

(7) PCT0 to PCT7 (Port CT) … I/O

Port CT is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, it operates as control signal output for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0 to PCT7 can be set to input or output in 1-bit units using the port CT mode register (PMCT).

(b) Control mode

PCT0 to PCT7 can be set to port or control mode in 1-bit units using PMCCT.

(i) LWR (Lower byte write strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the lower byte is in effect. If the bus cycle is a lower memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(ii) UWR (Upper byte write strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the upper byte is in effect. If the bus cycle is an upper memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(iii) RD (Read strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a read cycle for SRAM, external ROM, or external peripheral I/O. It is inactive in an idle state (TI).

(iv) ASTB (Address strobe) … Output

This is the external address bus latch strobe signal output pin. Output becomes low level in synchronous with the falling edge of the clock in a T1 state bus cycle, and high level in synchronous with the falling edge of the clock in a T3 state.

(8) PCS0 to PCS7 (Port CS) … I/O

Port CS is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, these operate as chip select signal output for when memory is expanded externally.

An operation mode of port or control can be selected for each bit and specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS0 to PCS7 can be set to input or output in 1-bit units using the port CS mode register (PMCS).

(b) Control mode

PCS0 to PCS7 can be set to port or control mode in 1-bit units using PMCCS.

(i) CS0 to CS7 (Chip select) … Output

This is the chip select signal for external SRAM, external ROM, or external peripheral I/O.

The signal \overline{CSn} is assigned to memory block n (n = 0 to 7).

This is active for the period during which a bus cycle that accesses the corresponding memory block is activated.

It is inactive in an idle state (TI).

(9) PDH0 to PDH7 (Port DH) … I/O

Port DH is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode (external expansion mode), these operate as the address bus (A16 to A23) for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port DH mode control register (PMCDH).

(a) Port mode

PDH0 to PDH7 can be set to input or output in 1-bit units using the port DH mode register (PMDH).

(b) Control mode

PDH0 to PDH7 can be used as A16 to A23 by using PMCDH.

(i) A16 to A23 (Address) … Output

This pin outputs the upper 8-bit address of the 24-bit address in the address bus on an external access.

(10) PDL0 to PDL7 (Port DL) … I/O

Port DL is a 16-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode (external expansion mode), these operate as the address/data bus (AD0 to AD15) for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port DL mode control register (PMCDL).

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units using the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as AD0 to AD15 by using PMCDL.

(i) AD0 to AD15 (Address/data bus) … I/O

This is a multiplexed bus for an address or data on an external access. When used for an address (T1 state) they are 24-bit address output pins A0 to A15, and when used for data (T2, TW, T3) they are 16-bit data I/O bus pins.

(11) TO000 to TO005 (Timer output) … Output

These pins output the pulse signal of timer 00.

(12) TO010 to TO015 (Timer output) … Output

These pins output the pulse signal of timer 01.

(13) ANI00 to ANI07, ANI10 to ANI17 (Analog input) … Input These are analog input pins to the A/D converter.

(14) CKSEL (Clock generator operating mode select) … Input

This is the input pin that specifies the operation mode of the clock generator. Fix it so that the input level does not change during operation.

(15) MODE0 to MODE2 (Mode) … Input

These are the input pins that specify the operation mode. Operation modes are broadly divided into normal operation modes and flash memory programming mode. The normal operation modes are single-chip modes 0 and 1 and ROMless modes 0 and 1 (see **3.3 Operation Modes** for details). The operation mode is determined by sampling the status of each of pins MODE0 to MODE2 on a reset. Fix these so that the input level does not change during operation.

(a) μ**PD703116**

(b) μ**PD70F3116**

Remark L: Low-level input

H: High-level input

×: don't care

(16) RESET (Reset) … Input

RESET input is asynchronous input. When a signal having a certain low level width is input in asynchronous with the operation clock, a system reset that takes precedence over all operations occurs.

Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, software STOP).

(17) X1, X2 (Crystal)

These pins connect a resonator for system clock generation. They also can input external clocks. For external clock input, connect to the X1 pin and leave the X2 pin open.

(18) CVDD (Power supply for clock generator)

This is the positive power supply pin for the clock generator.

(19) CVSS (Ground for clock generator)

This is the ground pin for the clock generator.

(20) VDD5 (Power supply)

This is the positive power supply pin for the peripheral interface.

(21) VSS5 (Ground)

This is the ground pin for the peripheral interface.

(22) VDD3 (Power supply)

This is the positive power supply pin for the internal CPU.

(23) VSS3 (Ground)

This is the ground pin for the internal CPU.

(24) CLK_DBG (Debug clock) … Input

This is the clock input pin for the debug interface (3.3 V interface).

(25) SYNC (Debug synchronization) … Input

This is the command synchronization input pin for debugging (3.3 V interface).

(26) AD0_DBG to AD3_DBG (Debug address/data bus) … I/O

These are command interface pins for debugging (3.3 V interface).

(27) TRIG_DBG (Debug trigger) … Output

This is the address match trigger signal output pin for debugging (3.3 V interface).

(28) AVDD (Analog power supply)

This is the analog positive power supply pin for the A/D converter.

(29) AVSS (Analog ground)

This is the ground pin for the A/D converter.

(30) AVREF0, AVREF1 (Analog reference voltage) … Input

These are the reference voltage supply pins for the A/D converter.

2.4 Types of Pin I/O Circuit and Connection of Unused Pins

Connection of a 1 to 10 kΩ resistor is recommended when connecting to VDD5, VSS5, CVDD, CVSS, or AVSS via a resistor.

Notes 1. ^μPD70F3116 only

2. ^μPD703116 only

2.5 Pin I/O Circuits

CHAPTER 3 CPU FUNCTION

The CPU of the V850E/IA1 is based on RISC architecture and executes almost all instructions in one clock cycle, using 5-stage pipeline control.

3.1 Features

- Minimum instruction execution time: 20 ns (@ internal 50 MHz operation)
- Memory space Program space: 64 MB linear

Data space: 4 GB linear

- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiplication/division instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction
- Long/short format load/store instructions
- Four types of bit manipulation instructions
	- SET1
	- CLR1
	- NOT1
	- TST1

3.2 CPU Register Set

The registers of the V850E/IA1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers are 32-bit width.

For details, refer to **V850E1 Architecture User's Manual**.

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. r0 is a register that always holds 0, and is used for operations using 0 and offset 0 addressing. r30 is used, by means of the SLD and SST instructions, as a base pointer for when memory is accessed. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to these registers after they have been used. r2 is sometimes used by a real-time OS. r2 can be used as a register for variables when it is not being used by the real-time OS.

Table 3-1. Program Registers

Remark For detailed descriptions about r1, r3 to r5, and r31, which are used by the assembler and C compiler, refer to **CA850 (C Compiler Package) Assembly Language User's Manual**.

(2) Program counter (PC)

This register holds the instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.

3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

To read/write these system registers, specify a system register number indicated below using the system register load/store instruction (LDSR or STSR instruction).

Notes 1. Because this register has only one set, to allow multiple interrupts, it is necessary to save this register by program.

<R>

2. These registers can be accessed only after DBTRAP instruction or illegal instruction code execution and before DBRETI instruction execution.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set to 1 with the LDSR instruction, bit 0 will be ignored when the program is returned by the RETI instruction after interrupt servicing (because bit 0 of the PC is fixed to 0). When setting the value of EIPC, FEPC, or CTPC, use an even value (bit 0 = **0).**

Remark \bigcirc : Access allowed

×: Access prohibited

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.

Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)).

The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to **7.8 Periods in Which CPU Does Not Acknowledge Interrupts**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.

(2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.

Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion. When the RETI instruction has been executed, the values of FEPC and FEPSW are restored to the PC and PSW, respectively.

(3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.

(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

 $(2/2)$

(5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.

(6) Exception/debug trap status saving registers (DBPC, DBPSW)

There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.

These registers can be read or written only in the period between DBTRAP instruction or illegal instruction code execution and DBRET instruction execution.

Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.

When the DBRET instruction has been executed, the values of DBPC and DBPSW are restored to the PC and PSW, respectively.

(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.

3.3 Operation Modes

3.3.1 Operation modes

The V850E/IA1 has the following operation modes. Mode specification is carried out by the MODE0 to MODE2 pins.

(1) Normal operation mode

(a) Single-chip modes 0, 1

Access to the internal ROM is enabled.

In single-chip mode 0, after the system reset is cleared, each pin related to the bus interface enters the port mode, program execution branches to the reset entry address of the internal ROM, and instruction processing starts. By setting the PMCDH, PMCDL, PMCCS, PMCCT, and PMCCM registers to control mode by instruction, an external device can be connected to the external memory area.

In single-chip mode 1, after the system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. The internal ROM area is mapped from address 100000H.

(b) ROMless modes 0, 1

After the system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. Fetching of instructions and data access for internal ROM becomes impossible.

In ROMless mode 0, the data bus is a 16-bit data bus and in ROMless mode 1, the data bus is an 8-bit data bus.

(2) Flash memory programming mode (μ**PD70F3116 only)**

If this mode is specified, it becomes possible for the flash memory programmer to run a program to the internal flash memory.

The initial values of the registers differ depending on the mode.

3.3.2 Operation mode specification

The operation mode is specified according to the status of pins MODE0 to MODE2. In an application system fix the specification of these pins and do not change them during operation. Operation is not guaranteed if these pins are changed during operation.

(a) μ**PD703116**

(b) μ**PD70F3116**

Remark L: Low-level input

H: High-level input

3.4 Address Space

3.4.1 CPU address space

The CPU of the V850E/IA1 is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). For instruction addressing, a linear address space (program space)

of up to 64 MB is supported.

Figure 3-1 shows the CPU address space.

Figure 3-1. CPU Address Space

3.4.2 Image

16 images, each containing a 256 MB physical address space, are seen in the 4 GB CPU address space. In actuality, the same 256 MB physical address space is accessed regardless of the values of bits 31 to 28 of the CPU address. Figure 3-2 shows the image of the virtual addressing space.

Physical address x0000000H can be seen as CPU address 00000000H, and in addition, can be seen as address 10000000H, address 20000000H, … , address E0000000H, or address F0000000H.

3.4.3 Wrap-around of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to 26 as a result of branch address calculation, the higher 6 bits ignore the carry or borrow.

Therefore, the upper-limit address of the program space, address 03FFFFFFH, and the lower-limit address 00000000H become contiguous addresses. Wrap-around refers to a situation like this whereby the lowerlimit address and upper-limit address become contiguous.

Caution The 4 KB area of 03FFF000H to 03FFFFFFH can be seen as an image of 0FFFF000H to 0FFFFFFFH. No instruction can be fetched from this area because this area is defined as on-chip peripheral I/O area. Therefore, do not execute any branch address calculation in which the result will reside in any part of this area.

(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the upper-limit address of the program space, address FFFFFFFFH, and the lower-limit address 00000000H are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.

3.4.4 Memory map

The V850E/IA1 reserves areas as shown below. Each mode is specified by the MODE0 to MODE2 pins.

Figure 3-3. Memory Map

3.4.5 Area

(1) Internal ROM/internal flash memory area

(a) Memory map

Up to 1 MB of internal ROM/internal flash memory area is reserved. 256 KB are provided in the following addresses as physical internal ROM (mask ROM/flash memory).

• In single-chip mode 0: Addresses 000000H to 03FFFFH (addresses 040000H to 0FFFFFH are undefined) • In single-chip mode 1: Addresses 0100000H to 013FFFFH (addresses 0140000H to 01FFFFFH are undefined)

(b) Interrupt/exception table

The V850E/IA1 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is acknowledged, execution jumps to the handler address, and the program written at that memory is executed. Table 3-3 shows the sources of interrupts/exceptions, and the corresponding addresses.

Remark When in ROMless modes 0, 1, or in single-chip mode 1, in order to resume correct operation after reset, provide a handler address to the reset routine in address 0 of the external memory.

Table 3-3. Interrupt/Exception Table

(c) Internal ROM area relocation function

If set in single-chip mode 1, the internal ROM area is located beginning from address 100000H, so booting from external memory becomes possible.

Therefore, in order to resume correct operation after reset, provide a handler address to the reset routine in address 0 of the external memory.

(2) Internal RAM area

12 KB of memory, addresses FFFC000H to FFFEFFFH, is reserved for the internal RAM area.

The 12 KB area of 3FFC000H to 3FFEFFFH can be seen as an image of FFFC000H to FFFEFFFH.

In the V850E/IA1, 10 KB of memory, addresses FFFC000H to FFFE7FFH, is provided as physical internal RAM.

Access to the area of addresses FFFE800H to FFFEFFFH is prohibited.

(3) On-chip peripheral I/O area

4 KB of memory, addresses FFFF000H to FFFFFFFH, is provided as an on-chip peripheral I/O area. An image of addresses FFFF000H to FFFFFFFH can be seen in the area between addresses 3FFF000H and 3FFFFFFH**Note** .

Note Access to the area of addresses 3FFF000H to 3FFFFFFH is prohibited. To access the on-chip peripheral I/O, specify addresses FFFF000H to FFFFFFFH.

On-chip peripheral I/O registers associated with the operation mode specification and the state monitoring for the on-chip peripherals I/O are all memory-mapped to the on-chip peripheral I/O area. Program fetches cannot be executed from this area.

- **Cautions 1. The least significant bit of an address is not decoded. Therefore, if byte access is executed in the register at an odd address (2n + 1), the register at the even address (2n) will be accessed because of the hardware specification.**
	- **2. In the V850E/IA1, no registers exist that are capable of word access, but if a register is word accessed, halfword access is performed twice in the order of lower address, then higher address of the word area, ignoring the lower 2 bits of the address.**
	- **3. For registers in which byte access is possible, if halfword access is executed, the higher 8 bits become undefined during the read operation, and the lower 8 bits of data are written to the register during the write operation.**
	- **4. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.**
	- **5. Addresses 3FFF000H to 3FFFFFFH cannot be specified as the source/destination address of DMA transfer. Be sure to use addresses FFFF000H to FFFFFFFH for the source/destination address of DMA transfer.**

In the on-chip peripheral I/O area, a 16 KB area of addresses from x0000H to x3FFFH is provided as a programmable peripheral I/O area. Within this area, the area between x2000H and x2FFFH is used exclusively for the FCAN controller (see **3.4.9 Programmable peripheral I/O registers**).

- **Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.**
	- • **Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programmable I/O Area field.**
	- • **Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.**

(4) External memory area

256 MB are available for external memory area. The lower 64 MB can be used as program/data area and the higher 192 MB as data area.

- When in single-chip mode 0: x0100000H to xFFFBFFFH
- When in single-chip mode 1: x0000000H to x00FFFFFH, x0200000H to xFFFBFFFH
- When in ROMless modes 0 and 1: x0000000H to xFFFBFFFH

Access to the external memory area uses the chip-select signal assigned to each memory block (which is carried out in the CS unit set by chip area selection control registers 0 and 1 (CSC0, CSC1)). Note that, the internal ROM, internal RAM, on-chip peripheral I/O, and programmable peripheral I/O areas cannot be accessed as external memory areas.

3.4.6 External memory expansion

By setting the port n mode control register (PMCn) to control mode, an external device can be connected to the external memory space using each pin of ports DH, DL, CS, CT, and CM. Each register is set by selecting control mode for each pin of these ports using PMCn $(n = DH, DL, CS, CT, CM)$.

Note that the status after reset differs as shown below in accordance with the operating mode specification set by pins MODE0 to MODE2 (refer to **3.3 Operation Modes** for details of the operation modes).

(a) In the case of ROMless mode 0

Because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

(b) In the case of ROMless mode 1

Because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 8 bits).

(c) In the case of single-chip mode 0

Since the internal ROM area is accessed after a reset, each pin of ports DH, DL, CS, CT, and CM enters the port mode, and external devices cannot be used.

To use external memory, set the port n mode control register (PMCn).

(d) In the case of single-chip mode 1

The internal ROM area is allocated from address 100000H. As a result, because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

Remark n = DH, DL, CS, CT, CM

3.4.7 Recommended use of address space

The architecture of the V850E/IA1 requires that a register that serves as a pointer be secured for address generation when accessing operand data in the data space. Operand data access from instruction can be directly executed at the address in this pointer register ±32 KB. However, because there is a limit to which general-purpose registers are used as a pointer register, by minimizing the deterioration of address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be saved.

To enhance the efficiency of using the pointer in connection with the memory map of the V850E/IA1, the following points are recommended:

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Therefore, a contiguous 64 MB space starting from address 00000000H corresponds to the memory map of the program space.

(2) Data space

For the efficient use of resources that make use of the wrap-around feature of the data space, the continuous 16 MB address spaces 00000000H to 00FFFFFFH and FF000000H to FFFFFFFFH of the 4 GB CPU are used as the data space. With the V850E/IA1, a 256 MB physical address space is seen as 16 images in the 4 GB CPU address space. The highest bit (bit 25) of this 26-bit address is assigned as address signextended to 32 bits.

Example Application of wrap-around

When $R = r0$ (zero register) is specified with the LD/ST disp16 [R] instruction, an addressing range of 00000000H ±32 KB can be referenced with the sign-extended disp16. By mapping the external memory in the 16 KB area in the figure, all resources including internal hardware can be accessed with one pointer. The zero register (r0) is a register set to 0 by the hardware, and eliminates the need for additional registers for the pointer.

Remarks 1. The arrows indicate the recommended area.

 2. This is a recommended memory map when the V850E/IA1 is set to single-chip mode 0, and used in external expansion mode.

3.4.8 On-chip peripheral I/O registers

Note ^μPD703116: 00H

^μPD70F3116: 08H or 0CH (For details, refer to **16.7.12 Flash programming mode control register (FLPMC)**.)

3.4.9 Programmable peripheral I/O registers

In the V850E/IA1, the 16 KB area of x0000H to x3FFFH is provided as a programmable peripheral I/O area. In this area, the area between x2000H and x2FFFH is used exclusively for the FCAN controller.

The internal bus of the V850E/IA1 becomes active when the on-chip peripheral I/O register area (FFFF000H to FFFFFFFH) or the programmable peripheral I/O register area (xxxxm000H to xxxxnFFFH) is accessed (m = xx00B, n = xx11B). However, the on-chip peripheral I/O area is allocated to the last 4 KB of the programmable peripheral I/O register area. Note that when data is written to this area, the written contents are reflected on the on-chip peripheral I/O area. Therefore, access to this area is prohibited. To access the on-chip peripheral I/O area, be sure to specify addresses FFFF000H to FFFFFFFH.

The peripheral area selection control register (BPC) is used for programmable peripheral I/O register area selection.

- **Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116- MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.**
	- • **Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programmable I/O Area field.**
	- • **Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.**

(1) Peripheral area selection control register (BPC)

This register can be read/written in 16-bit units.

An example of setting for the programmable peripheral I/O register allocation address is shown below.

A list of the programmable peripheral I/O registers is shown below.

3.4.10 Specific registers

Specific registers are registers that are protected from being written with illegal data due to inadvertent program loop (runaway), etc. The V850E/IA1 has three specific registers, the power save control register (PSC) (refer to **8.5.2 (13) Power save control register (PSC)**), clock control register (CKC) (refer to **8.3.4 Clock control register (CKC)**), and flash programming mode control register (FLPMC) (refer to **16.7.12 Flash programming mode control register (FLPMC)**).

3.4.11 System wait control register (VSWC)

Set the value shown below to this register.

This register can be read/written in 8-bit units (address: FFFFF06EH, initial value: 77H).

Remark If the timing of changing the flag or count value conflicts with the timing of accessing a register when a register including a status flag that indicates the status of an on-chip peripheral function (such as ASIF0) or a register indicating the count value of a timer (such as TM0n) is accessed, a register access retry operation is performed. As a result, a longer time may be required to access the on-chip peripheral I/O register.

3.4.12 Cautions

(1) Register to be set first

When using the V850E/IA1, the following registers must be set from the beginning.

- System wait control register (VSWC) (See **3.4.11 System wait control register (VSWC)**)
- Clock control register (CKC) (See **8.3.4 Clock control register (CKC)**)

After setting VSWC and CKC, set other registers as required.

(2) Restriction on conflict between sld instruction and interrupt request

(a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- ld instruction: ld.b, ld.h, ld.w, ld.bu, ld.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

<Example>

• • •

<i> ld.w [r11], r10 If the decode operation of the mov instruction <ii> immediately before the sld instruction <iii> and an interrupt request conflict before execution of the Id instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

 \langle i $>$ mov r10, r28 <iii> sld.w 0x28, r10

(b) Countermeasure

<1> When compiler (CA850) is used

 Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

<2> For assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii> executed immediately before the sld instruction.

CHAPTER 4 BUS CONTROL FUNCTION

The V850E/IA1 is provided with an external bus interface function by which external I/O and memories, such as ROM and RAM, can be connected.

4.1 Features

- 16-bit/8-bit data bus sizing function
- 8-space chip select function
- Wait function
	- Programmable wait function, through which up to 7 wait states can be inserted for each memory block
	- **•** External wait function via \overline{WAIT} pin
- Idle state insertion function
- Bus hold function
- External device connection enabled via bus control/port alternate function pins

4.2 Bus Control Pins

The following pins are used for connection to external devices.

Remark In the case of single-chip mode 1 and ROMless modes 0 and 1, when the system is reset, each bus control pin becomes unconditionally valid.

4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access

When the internal ROM and RAM are accessed, both the address bus and address/data bus become undefined. The external bus control signal becomes inactive.

When on-chip peripheral I/O are accessed, both the address bus and address/data bus output the addresses of the on-chip peripheral I/O currently being accessed. No data is output. The external bus control signal becomes inactive.

4.3 Memory Block Function

The 256 MB memory space is divided into memory blocks of 2 MB and 64 MB units. The programmable wait function and bus cycle operation mode can be independently controlled for each block.

The area that can be used as program area is the 64 MB space of addresses 0000000H to 3FFFFFFH.

4.3.1 Chip select control function

Of the 256 MB memory area, the lower 8 MB (0000000H to 07FFFFFH) and the higher 8 MB (F800000H to FFFFFFFH) can be divided into 2 MB memory blocks by chip area selection control registers 0 and 1 (CSC0, CSC1) to control the chip select signal.

The memory area can be effectively used by dividing it into memory blocks using the chip select control function. The priority order is described below.

(1) Chip area selection control registers 0, 1 (CSC0, CSC1)

These registers can be read/written in 16-bit units and become valid by setting each bit to 1. If different chip select signal outputs are set to the same block, the priority order is controlled as follows.

 $CSC0: \overline{CS0} > \overline{CS2} > \overline{CS1}$ $CSC1: \overline{CS7} > \overline{CS5} > \overline{CS6}$

If both the CS0m and CS2m bits of the CSC0 register are set to 0 , $\overline{CS1}$ is output to the corresponding block $(m = 0 to 3).$

Similarly, if both the CS5m and CS7m bits of the CSC1 register are set to 0, $\overline{\text{CS6}}$ is output to the corresponding block ($m = 0$ to 3).

Caution Write to the CSC0 and CSC1 registers after reset, and then do not change the set values.

Notes 1. If both the CS0m and CS2m bits have been set to 0, if area 0 is accessed, $\overline{CS1}$ will be output regardless of the setting of the CS1m bit.

- **2.** When area 1 is accessed, CS3 will be output regardless of the setting of the CS3m bit.
- **3.** When area 2 is accessed, $\overline{CS4}$ will be output regardless of the setting of the CS4m bit.
- **4.** If both the CS5m and CS7m bits have been set to 0, if area 3 is accessed, CS6 will be output regardless of the setting of the CS6m bit.

The following diagram shows the $\overline{\text{CS}}$ signal, which is enabled for area 0 when the CSC0 register is set to 0703H.

When the CSC0 register is set to 0703H, CS0 and CS2 are output to block 0 and block 1, but since CS0 has priority over $\overline{CS2}$, $\overline{CS0}$ is output if the addresses of block 0 and block 1 are accessed.

If the address of block 3 is accessed, both the CS03 and CS23 bits of the CSC0 register are 0, and $\overline{\text{CS1}}$ is output.

Figure 4-1. Example When CSC0 Register Is Set to 0703H

4.4 Bus Cycle Type Control Function

In the V850E/IA1, the following external devices can be connected directly to each memory block.

• SRAM, external ROM, external I/O

Connected external devices are specified by bus cycle type configuration registers 0, 1 (BCT0, BCT1).

(1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)

These registers can be read/written in 16-bit units.

Caution Write to the BCT0 and BCT1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BCT0 and BCT1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.

4.5 Bus Access

4.5.1 Number of access clocks

The number of base clocks required to access each resource is shown below.

Notes 1. This value is 2 in the case of instruction branch

- **2.** This value is 2 if there is contention with data access.
- **3.** MIN. value

Remark Unit: Clock/access

4.5.2 Bus sizing function

The bus sizing function controls the data bus width for each CS space. The data bus width is specified by using the bus size configuration register (BSC).

(1) Bus size configuration register (BSC)

This register can be read/written in 16-bit units.

- **Cautions 1. Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BSC register is complete. However, it is possible to access external memory areas whose initial settings are complete.**
	- **2. When the data bus width is specified as 8 bits, only the signals shown below become active.**

LWR: When accessing SRAM, external ROM, or external I/O (write cycle)

4.5.3 Word data processing format

The word data in memory can be processed using the little endian method for CS space selected with a chip select signal ($\overline{CS0}$ to $\overline{CS7}$).
4.5.4 Bus width

The V850E/IA1 accesses on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each type of access. Access all data in order starting from the lower side.

(1) Byte access (8 bits)

(a) When the data bus width is 16 bits (little endian)

(b) When the data bus width is 8 bits (little endian)

(2) Halfword access (16 bits)

(a) When the data bus width is 16 bits (little endian)

(b) When the data bus width is 8 bits (little endian)

(3) Word access (32 bits)

(a) When the data bus width is 16 bits (little endian) (1/2)

(b) When the data bus width is 8 bits (little endian) (1/2)

(b) When the data bus width is 8 bits (little endian) (2/2)

4.6 Wait Function

4.6.1 Programmable wait function

(1) Data wait control registers 0, 1 (DWC0, DWC1)

To facilitate interfacing with low-speed memory or with I/Os, it is possible to insert up to 7 data wait states in the starting bus cycle for each CS space.

The number of wait states can be specified by program using data wait control registers 0 and 1 (DWC0, DWC1). Just after system reset, all blocks have 3 data wait states inserted.

These registers can be read/written in 16-bit units.

- **Cautions 1. The internal ROM area and internal RAM area are not subject to programmable waits and ordinarily no wait access is carried out. The on-chip peripheral I/O area is also not subject to programmable wait states, with wait control performed by each peripheral function only.**
	- **2. Write to the DWC0 and DWC1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DWC0 and DWC1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.**

(2) Address wait control register (AWC)

In the V850E/IA1, address setup wait and address hold wait states can be inserted before and after the T1 cycle, respectively.

These wait states can be set for each CS space via the AWC register.

This register can be read/written in 16-bit units.

Caution Write to the AWC register after reset, and then do not change the set values.

4.6.2 External wait function

When an extremely slow device, I/O, or asynchronous system is connected, an arbitrary number of wait states can be inserted in the bus cycle by the external wait pin $(\overline{\text{WAIT}})$ for synchronization with the external device.

Just as with programmable waits, accessing internal ROM, internal RAM, and on-chip peripheral I/O areas cannot be controlled by external waits.

The external WAIT signal can be input asynchronously to CLKOUT and is sampled at the falling edge of the CLKOUT signal in the T2 and TW states of a bus cycle. If the setup/hold time in the sampling timing is not satisfied, the wait state may or may not be inserted in the next state.

4.6.3 Relationship between programmable wait and external wait

A wait cycle is inserted as the result of an OR operation between the wait cycle specified by the set value of the programmable wait and the wait cycle controlled by the WAIT pin.

For example, if the timings of the programmable wait and the WAIT pin signal are as illustrated below, three wait states will be inserted in the bus cycle.

4.7 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices, a set number of idle states (TI) can be inserted into the starting bus cycle after the T3 state to secure the data output float delay time (tor) of the memory when each CS space is read accessed. The bus cycle following the T3 state starts after the inserted idle state(s).

Idle states are inserted at the following timing.

• After the read cycle for SRAM, external I/O, or external ROM.

The idle state insertion setting can be specified using the bus cycle control register (BCC). Idle state insertion is automatically programmed for all memory blocks immediately after a system reset.

(1) Bus cycle control register (BCC)

This register can be read/written in 16-bit units.

- **Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, on-chip peripheral I/O, or programmable peripheral I/O areas.**
	- **2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete.**

4.8 Bus Hold Function

4.8.1 Function outline

If pins PCM2 and PCM3 are specified in the control mode, the HLDAK and HLDRQ functions become valid.

If it is determined that the HLDRQ pin has become active (low level) as a bus mastership request from another bus master, the external address/data bus and each strobe pin are shifted to high impedance and then released (bus hold state). If the HLDRQ pin becomes inactive (high level) and the bus mastership request is canceled, driving of these pins begins again.

During the bus hold period, the internal operations of the V850E/IA1 continue until the external memory or on-chip peripheral I/O register is accessed.

The bus hold state can be known by the HLDAK pin becoming active (low level). The period from when the HLDRQ pin becomes active (low level) to when the HLDAK pin becomes active (low level) is at least 2 clocks.

In a multiprocessor configuration, etc., a system with multiple bus masters can be configured.

4.8.2 Bus hold procedure

The procedure of the bus hold function is illustrated below.

4.8.3 Operation in power save mode

In the software STOP or IDLE mode, the internal system clock is stopped. Consequently, the bus hold state is not accepted and set since the HLDRQ pin cannot be accepted even if it becomes active.

In the HALT mode, the HLDAK pin immediately becomes active when the HLDRQ pin becomes active, and the bus hold state is set. When the HLDRQ pin becomes inactive after that, the HLDAK pin also becomes inactive. As a result, the bus hold state is cleared and the HALT mode is set again.

4.8.4 Bus hold timing

4.9 Bus Priority Order

There are four external bus cycles: bus hold, DMA cycle, operand data access, and instruction fetch.

In order of priority, bus hold is the highest, followed by DMA cycle, operand data access, and instruction fetch, in that order.

An instruction fetch may be inserted between a read access and write access during a read modify write access. Also, an instruction fetch may be inserted between bus accesses when the CPU bus is locked.

Table 4-1. Bus Priority Order

4.10 Boundary Operation Conditions

4.10.1 Program space

- (1) Branching to the on-chip peripheral I/O area or successive fetches from the internal RAM area to the on-chip peripheral I/O area are prohibited. If the above is performed (branching or successive fetch), a data to be fetched is undefined and the operation is not guaranteed.
- (2) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation (invalid fetch) that straddles over the on-chip peripheral I/O area does not occur.

4.10.2 Data space

The V850E/IA1 is provided with an address misalign function.

Through this function, regardless of the data format (word data or halfword data), data can be allocated to all addresses. However, in the case of word data and halfword data, if the data is not subject to boundary alignment, the bus cycle will be generated at least 2 times and bus efficiency will drop.

(1) In the case of halfword-length data access

When the address's LSB is 1, the byte-length bus cycle will be generated 2 times.

(2) In the case of word-length data access

- (a) When the address's LSB is 1, bus cycles will be generated in the order of byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle.
- (b) When the address's lowest 2 bits are 10, the halfword-length bus cycle will be generated 2 times.

CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION

5.1 SRAM, External ROM, External I/O Interface

5.1.1 Features

- SRAM is accessed in a minimum of 2 states.
- A maximum of 7 programmable data wait states can be inserted according to DWC0 and DWC1 register settings.
- Data waits can be controlled by \overline{WAIT} pin input.
- An idle state (1 state) can be inserted after a read/write cycle by setting the BCC register.
- An address hold wait state or address setup wait state can be inserted by setting the AWC register.

5.1.2 SRAM, external ROM, external I/O access

Figure 5-1. SRAM, External ROM, External I/O Access Timing (1/5)

Figure 5-1. SRAM, External ROM, External I/O Access Timing (2/5)

Figure 5-1. SRAM, External ROM, External I/O Access Timing (3/5)

Figure 5-1. SRAM, External ROM, External I/O Access Timing (4/5)

Figure 5-1. SRAM, External ROM, External I/O Access Timing (5/5)

CHAPTER 6 DMA FUNCTIONS (DMA CONTROLLER)

The V850E/IA1 includes a direct memory access (DMA) controller (DMAC) that executes and controls DMA transfer.

The DMAC controls data transfer between memory and peripheral I/O, among memories or among peripheral I/Os, based on DMA requests issued by the on-chip peripheral I/O (such as serial interface, timer/counter, and A/D converter), or software triggers (memory refers to internal RAM or external memory).

6.1 Features

- 4 independent DMA channels
- Transfer units: 8/16 bits
- Maximum transfer count: $65,536$ (2^{16})
- Transfer type: Two-cycle transfer
- Three transfer modes
	- Single transfer mode
	- Single-step transfer mode
	- Block transfer mode
- Transfer requests
	- Request by interrupts from on-chip peripheral I/O (such as serial interface, timer/counter, A/D converter)
	- Requests by software trigger
- Transfer targets
	- Memory \leftrightarrow peripheral I/O
	- Memory ↔ memory
	- Peripheral I/O \leftrightarrow peripheral I/O
- Next address setting function

6.2 Configuration

6.3 Control Registers

6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)

These registers are used to set the DMA source addresses (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DSAnH and DSAnL.

Since these registers are 2-stage FIFO buffer registers, a new source address for DMA transfer can be specified <R> during DMA transfer (refer to 6.8 Next Address Setting Function). When setting the next address, if a new DSAn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 ($n = 0$ to 3).

(1) DMA source address registers 0H to 3H (DSA0H to DSA3H)

These registers can be read/written in 16-bit units.

Be sure to set bits 12 to 14 to "0". If they are set to 1, the operation is not guaranteed.

Cautions 1. When setting an address of an on-chip peripheral I/O register for the source address, be sure to specify an address between FFFF000H and FFFFFFFH. An address of the onchip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.

 2. Do not set the DSAnH register when DMA transfer has been suspended.

(2) DMA source address registers 0L to 3L (DSA0L to DSA3L)

These registers can be read/written in 16-bit units.

6.3.2 DMA destination address registers 0 to 3 (DDA0 to DDA3)

These registers are used to set the DMA destination address (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DDAnH and DDAnL.

Since these registers are 2-stage FIFO buffer registers, a new destination address for DMA transfer can be <R> specified during DMA transfer (refer to 6.8 Next Address Setting Function). When setting the next address, if a new DDAn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 (n = 0 to 3).

(1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)

These registers can be read/written in 16-bit units.

Be sure to set bits 12 to 14 to "0". If they are set to 1, the operation is not guaranteed.

Cautions 1. When setting an address of an on-chip peripheral I/O register for the destination address, be sure to specify an address between FFFF000H and FFFFFFFH. An address of the on-chip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.

 2. Do not set the DDAnH register when DMA transfer has been suspended.

(2) DMA destination address registers 0L to 3L (DDA0L to DDA3L)

These registers can be read/written in 16-bit units.

6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)

These 16-bit registers are used to set the byte transfer counts for DMA channel n (n = 0 to 3). They store the remaining transfer counts during DMA transfer.

Since these registers are 2-stage FIFO buffer registers, a new DMA byte transfer count for DMA transfer can be <R> specified during DMA transfer (refer to 6.9 Next Address Setting Function). When setting the next address, if a new DBCn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 (n = 0 to 3).

These registers are decremented by 1 per transfer. Transfer is terminated if a borrow occurs. These registers can be read/written in 16-bit units.

- **Cautions 1. When performing 2-cycle transfer from the internal RAM, do not set the transfer count to 2 (by setting the DBCn register to 0001H). If it is required to perform DMA transfer twice, be sure to perform DMA transfer for which the transfer count is set to 1 (by setting the DBCn register to 0000H) twice.**
	- **2. Do not set the DBCn register when DMA transfer has been suspended.**
- **Remark** If the DBCn register is read after a terminal count has occurred during DMA transfer without the value of the DBCn register being rewritten, the value set immediately before DMA transfer is read (0000H is not read even after completion of transfer).

6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)

These 16-bit registers are used to control the DMA transfer modes for DMA channel $n (n = 0 to 3)$. These registers cannot be accessed during DMA operation.

These registers can be read/written in 16-bit units.

Be sure to set bits 0, 1, and 8 to 13 to "0". If they are set to 1, the operation is not guaranteed.

Cautions 1. The DS1 and DS0 bits are used to set how many bits of data are transferred.

 When 8-bit data (DS1, DS0 bits = 00) is set, the lower data bus (AD0 to AD7) is not necessarily used.

 When the transfer data size is set to 16 bits, the transfer must start from an address with bit 1 of the lower address aligned to "0". In this case, the transfer cannot start from an odd address.

- **2. Set the DADCn register when the corresponding channel is in one of the following periods (the operation is not guaranteed if set at another timing).**
	- • **Time from system reset to generation of the first DMA transfer request**
	- • **Time from DMA transfer end (after terminal count) to generation of the next DMA transfer request**
	- **Time from the forcible termination of DMA transfer (after the INITn bit of DMA channel control register n (DCHCn) has been set to 1) to generation of the next DMA transfer request**

(2/2)

6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

These 8-bit registers are used to control the DMA transfer operating mode for DMA channel $n (n = 0 to 3)$.

These registers can be read/written in 8-bit or 1-bit units. (However, bit 7 is read only and bits 2 and 1 are write only. If bits 2 and 1 are read, the read value is always 0.)

Be sure to set bits 4 to 6 to "0". If they are set to 1, the operation is not guaranteed.

- **Cautions 1. If transfer is completed with the MLEn bit set to 1, and the next transfer request is executed with the DMA transfer (hardware DMA) started by an interrupt from the on-chip peripheral I/O, the next transfer will be executed if the TCn bit is set to 1 (will not be automatically cleared to 0).**
	- **2. Set the MLEn bit when the corresponding channel is in one of the following periods (the operation is not guaranteed if set at another timing).**
		- • **Time from system reset to generation of the first DMA transfer request**
		- • **Time from DMA transfer end (after terminal count) to generation of the next DMA transfer request**
		- • **Time from the forcible termination of DMA transfer (after the INITn bit has been set to 1) to generation of the next DMA transfer request**
	- **3. If DMA transfer is forcibly terminated in the last transfer cycle with the MLEn bit set to 1, the same operations as transfer completion (setting of the TCn bit to 1) are performed (the Enn bit will be cleared to 0 in forcible termination regardless of the value of the MLEn bit). In this case, at the next DMA transfer request, the Enn bit must be set to 1 and the TCn bit must be read (cleared to 0).**
	- **4. During DMA transfer completion (terminal count), each bit is updated in the order of clearing the Enn bit to 0 and setting the TCn bit to 1. For this reason, if the TCn bit and Enn bit are in the polling mode, the value indicating "transfer not completed, and transfer prohibited" (TCn bit = 0, and Enn bit = 0) may be read in some cases if the DCHCn register is read while each of the above bits is being updated (this is not an error).**
	- **5. Be sure to read (clear to 0) the TCn bit after end of DMA transfer (after terminal count). The TCn bit does not have to be read (cleared to 0) only if the following two conditions are satisfied.**
		- • **The MLEn bit is set to 1 upon end of DMA transfer (during terminal count).**
		- • **The next DMA transfer (hardware DMA) start factor is an interrupt from the on-chip peripheral I/O (hardware DMA)**

 If even one of these conditions is not satisfied, be sure to read (clear to 0) the TCn bit before the next DMA transfer request is generated.

 The operation cannot be guaranteed if the next DMA transfer request is generated while the TCn bit is set to 1.

- **6. Do not set the Enn and STGn bits when DMA transfer has been suspended; otherwise the operation cannot be guaranteed.**
- **7. Do not end DMA transfer by clearing the Enn bit to 0.**
- **8. The relationship between the status of DMA transfer and the register value is as follows.**
	- • **DMA transfer is in progress: TCn bit = 0, Enn bit = 1**
	- • **DMA transfer is aborted: TCn bit = 0, Enn bit = 0**
	- • **DMA transfer is stopped (ends): TCn bit = 1**

<R> <R>

Remark $n = 0$ to 3

6.3.6 DMA disable status register (DDIS)

This register holds the contents of the Enn bit of the DCHCn register during forcible interruption by NMI input ($n = 0$) to 3).

This register is read-only, in 8-bit units.

Be sure to set bits 4 to 7 to "0". If they are set to 1, the operation is not guaranteed.

6.3.7 DMA restart register (DRST)

The ENn bit of the DRST register and the Enn bit of the DCHCn register are linked to each other, the Enn bit can also be used to set the enabling or disabling of DMA transfer independently for four channels, and the DRST register can be used to set the enabling or disabling of DMA transfer for four channels at the same time ($n = 0$ to 3).

This register can be read/written in 8-bit units.

Be sure to set bits 4 to 7 to "0". If they are set to 1, the operation is not guaranteed.

6.3.8 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

These 8-bit registers are used to control the DMA transfer start trigger through interrupt requests from on-chip peripheral I/O.

The interrupt requests set with these registers serve as DMA transfer start factors.

These registers can be read/written in 8-bit units. Only bit 7 (DFn) can be read/written in 1-bit units, and bits 5 to 0 (IFCn5 to IFCn0) can be read/written in 8-bit units ($n = 0$ to 3).

Be sure to set bit 6 to "0". If it is set to 1, the operation is not guaranteed.

- **Cautions 1. Be sure to stop DMA operation before making changes to DTFRn register settings.**
	- **2. An interrupt request input in a standby mode (IDLE or software STOP mode) cannot be used as a DMA transfer start factor except for INTP0 to INTP6 and INTP20 to INTP25 (when the noise elimination by analog filter is selected).**
	- **3. If the start factor for DMA transfer is changed using the IFCn5 to IFCn0 bits, be sure to clear (0) the DFn bit with the instruction immediately after the change.**
	- **4. Be sure to follow the steps below when changing the DTFRn register settings.**
		- • **When the values to be set to the IFCn5 to IFCn0 bits are not set to the IFCm5 to IFCm0 bits** of another channel ($n = 0$ to 3, $m = 0$ to 3, $n \neq m$)
			- **<1> Follow steps <3> to <5> when the Enn bit of the DCHCn register is cleared to 0, and follow steps <2> to <5> when the Enn bit is set to 1.**
			- **<2> Stop the DMAn operation of the channel to be rewritten (INIT bit of DCHCn register = 1).**
			- **<3> Change the DTFRn register settings. (Be sure to set the DFn bit to 0 and change the settings in the 8-bit manipulation.)**
			- **<4> To clear a DMA transfer request, clear the DMA transfer request flag (DFn bit of DTFRn register) to 0.**
			- **<5> Enable the DMAn operation (Enn bit = 1).**
		- • **When the values to be set to the IFCn5 to IFCn0 bits are set to the IFCm5 to IFCm0 bits of** another channel ($n = 0$ to 3, $m = 0$ to 3, $n \neq m$)
			- **<1> Follow steps <4> to <6> when the Enn bit of the DCHCn register is cleared to 0, and follow steps <2> to <6> when the Enn bit is set to 1.**
			- **<2> Stop the DMAn operation of the channel to be rewritten (INIT bit of DCHCn register = 1).**
			- **<3> Stop the DMAm operation of the channel where the same values are set to the IFCm5 to IFCm0 bits as the values to be used to rewrite the IFCn5 to IFCn0 bits (INIT bit of DCHCm register = 1).**
			- **<4> Change the DTFRn register settings. (Be sure to set the DFn bit to 0 and change the settings in the 8-bit manipulation.)**
			- **<5> To clear a DMA transfer request, clear the DMA transfer request flag (DFn bit of DTFRn register) to 0.**
			- **<6> Enable the DMAn operation (Enn and Emm bits = 1).**

138 User's Manual U14492EJ6V0UD

<R>

 $(2/2)$

The relationship between the interrupt source and the DMA transfer trigger is as follows ($n = 0$ to 3).

Caution DMA transfer is triggered by an interrupt source set by the IFCn5 to IFCn0 bits. To prevent interrupt servicing from being performed, mask the interrupt by setting the interrupt request control register. DMA transfer starts even if an interrupt is masked.

<R>

User's Manual U14492EJ6V0UD **141**

6.4 Transfer Mode

6.4.1 Single transfer mode

In single transfer mode, the DMAC releases the bus at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again once. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence. However, if a lower priority DMA transfer request is generated within one clock after the end of a single transfer, even if the previous higher priority DMA transfer request signal stays active, this request is not prioritized, and the next DMA transfer after the bus is released for the CPU is a transfer based on the newly generated, lower priority DMA transfer request.

Figures 6-1 to 6-4 show examples of single transfer.

Figure 6-2 shows a single transfer mode example in which a higher priority DMA transfer request is generated. DMA channels 0 to 2 are used for a block transfer, and channel 3 is used for a single transfer.

Figure 6-2. Single Transfer Example 2
Figure 6-3 shows a single transfer mode example in which a lower priority DMA transfer request is generated within one clock after the end of a single transfer. DMA channels 0 and 3 are used for a single transfer. When two DMA transfer request signals are activated at the same time, the two DMA transfers are performed alternately.

Figure 6-4 shows a single transfer mode example in which two or more lower priority DMA transfer requests are generated within one clock after the end of a single transfer. DMA channels 0, 2, and 3 are used for a single transfer. When three or more DMA transfer request signals are activated at the same time, the two highest priority DMA transfers are performed alternately.

6.4.2 Single-step transfer mode

In single-step transfer mode, the DMAC releases the bus at each byte/halfword transfer. Once a DMA transfer request signal is received, transfer is performed again. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

The following shows examples of single-step transfer. Figure 6-6 shows a single-step transfer mode example in which a higher priority DMA transfer request is generated. DMA channels 0 and 1 are used for the single-step transfer.

6.4.3 Block transfer mode

In the block transfer mode, once transfer starts, the DMAC continues the transfer operation without releasing the bus until a terminal count occurs. No other DMA requests are acknowledged during block transfer.

After the block transfer ends and the DMAC releases the bus, another DMA transfer can be acknowledged.

The following shows an example of block transfer in which a higher priority DMA request is issued. DMA channels 2 and 3 are in the block transfer mode.

6.5 Transfer Types

6.5.1 Two-cycle transfer

In two-cycle transfer, data transfer is performed in two cycles, a read cycle (source to DMAC) and a write cycle (DMAC to destination).

In the first cycle, the source address is output and reading is performed from the source to the DMAC. In the second cycle, the destination address is output and writing is performed from the DMAC to the destination.

Caution An idle cycle of 1 to 2 clocks is always inserted between the read cycle and write cycle.

6.6 Transfer Target

6.6.1 Transfer type and transfer target

Table 6-1 shows the relationship between the transfer type and transfer target (√: transfer enabled, ×: transfer disabled).

		Destination						
		Internal ROM	On-Chip Peripheral I/O ^{Note}	Internal RAM	External Memory, External I/O			
Source	On-chip peripheral I/O ^{Note}	\times						
	External I/O	\times						
	Internal RAM	\times		\times				
	External memory \times							
	Internal ROM	\times		\times	X			

 Table 6-1. Relationship Between Transfer Type and Transfer Target

Note If the transfer target is the on-chip peripheral I/O, only the single transfer mode can be used.

- **Cautions 1. The operation is not guaranteed for combinations of transfer destination and source marked with "**×**" in Table 6-1.**
	- **2. Addresses between 3FFF000H and 3FFFFFFH cannot be specified for the source and destination address of DMA transfer. Be sure to specify an address between FFFF000H and FFFFFFFH.**
- **Remark** If the target of the DMA transfer is an on-chip peripheral I/O register (transfer source/transfer destination), be sure to specify the same transfer size as the register size. For example, in the case of DMA transfer to an 8-bit register, be sure to specify byte (8-bit) transfer.

<16-bit transfer>

- Transfer from a 16-bit bus to an 8-bit bus A read cycle (16 bits) is generated and then a write cycle (8 bits) is generated twice successively.
- Transfer from an 8-bit bus to a 16-bit bus

A read cycle (8 bits) is generated twice successively and then a write cycle (16 bits) is generated. Data is written to the transfer destination from the lowest byte in little-endian mode, and the highest byte in big-endian mode.

<8-bit transfer>

• Transfer from a 16-bit bus to an 8-bit bus

A read cycle (the higher 8 bits go into a high-impedance state) is generated and then a write cycle (8 bits) is generated.

• Transfer from an 8-bit bus to a 16-bit bus

A read cycle (8 bits) is generated and then a write cycle (the higher 8 bits go into a high-impedance state) is generated. Data is written to the transfer destination from the lowest byte in little-endian mode, and the highest byte in big-endian mode.

6.6.2 External bus cycles during DMA transfer (two-cycle transfer)

The external bus cycles during DMA transfer (two-cycle transfer) are shown below.

Table 6-2. External Bus Cycles During DMA Transfer (Two-Cycle Transfer)

6.7 DMA Channel Priorities

The DMA channel priorities are fixed as follows.

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

In the block transfer mode, the channel used for transfer is never switched.

In the single-step transfer mode, if a higher priority DMA transfer request is issued while the bus is released, the higher priority DMA transfer request is acknowledged.

Caution Do not start more than one DMA channel using the same start factor. If more than one DMA channel is started, a lower priority DMA channel may be acknowledged prior to a higher priority DMA channel.

6.8 Next Address Setting Function

The DMA source address registers (DSAnH, DSAnL), DMA destination address registers (DDAnH, DDAnL), and DMA transfer count register (DBCn) are 2-stage FIFO buffer registers configured with a master register and slave register ($n = 0$ to 3).

When the terminal count is issued, these registers are automatically rewritten with the value that was set immediately before.

If new DMA transfer setting is made to these registers during DMA transfer, therefore, the values of the registers are automatically updated to the new value after completion of transfer^{Note}.

Note Before making another DMA transfer setting, confirm that DMA transfer has started. If new settings are made before DMA transfer starts, the set values are overwritten to both the master and slave registers, preventing the DMA transfer based on the set value immediately before from being correctly performed.

Figure 6-8 shows the configuration of the buffer register.

The actual DMA transfer is performed based on the settings of the slave register.

The settings incorporated in the master and slave registers differ as follows according to the timing (time) at which the settings were made.

(1) Time from system reset to generation of first DMA transfer request

The settings made are incorporated in both the master and slave registers.

(2) During DMA transfer (time from generation of DMA transfer request to end of DMA transfer)

The settings made are incorporated in only the master register, and not in the slave register (the slave register maintains the value set for the next DMA transfer).

However, the contents of the master register are automatically overwritten in the slave register after DMA transfer ends.

The value of the slave register is read if the value of each register is read during this period.

To check that DMA transfer has been started, confirm that the first transfer has been executed by reading the DBCn register ($n = 0$ to 3).

(3) Time from DMA transfer end to start of next DMA transfer

The settings made are incorporated in both the master and slave registers.

Remark "DMA transfer end" means one of the following.

- Completion of DMA transfer (terminal count)
- Forcible termination of DMA transfer (the INITn bit of the DCHCn register is set to 1)

6.9 DMA Transfer Start Factors

There are two types of DMA transfer start factors, as shown below.

- **Cautions 1. Do not use two or more start factors ((1) and (2)) in combination for the same channel (if two or more start factors are generated at the same time, only one of them is valid, but the valid start factor cannot be identified). The operation is not guaranteed if two or more start factors are used in combination.**
	- **2. If DMA transfer is started via software and if the software does not correctly detect whether the expected DMA transfer operation has been completed through manipulation (setting to 1) of the STGn bit of the DCHCn register, it cannot be guaranteed whether the next (second) manipulation of the STGn bit corresponds to the start of "the next DMA transfer expected by software" (n = 0 to 3).**

 For example, suppose single transfer is started by manipulating the STGn bit. Even if the STGn bit is manipulated next (the second time) without checking by software whether the single transfer has actually been executed, the next (second) DMA transfer is not always executed. This is because the STGn bit may be manipulated the second time before the first DMA transfer is started or completed because, for example, DMA transfer with a higher priority had already been started when the STGn bit was manipulated for the first time. It is therefore necessary to manipulate the STGn bit next time (the second time) after checking whether DMA transfer started by the first manipulation of the STGn bit has been completed. Completion of DMA transfer can be checked by checking the contents of the DBCn register.

(1) Request from software

If the STGn, Enn, and TCn bits of the DCHCn register are set as follows, DMA transfer starts ($n = 0$ to 3).

- \bullet STGn bit = 1
- \bullet Enn bit = 1
- \bullet TCn bit = 0

(2) Request from on-chip peripheral I/O

If, when the Enn and TCn bits of the DCHCn register are set as shown below, an interrupt request is issued from the on-chip peripheral I/O that is set in the DTFRn register, DMA transfer starts ($n = 0$ to 3).

- \bullet Enn bit = 1
- TCn bit $= 0$

6.10 Forcible Interruption

DMA transfer can be forcibly interrupted by NMI input during DMA transfer.

At such a time, the DMAC clears the Enn bit of the DCHCn register of all channels to 0 and the DMA transfer disabled state is entered. An NMI request can then be acknowledged after the DMA transfer executed during NMI input is terminated ($n = 0$ to 3).

If DMA transfer has been forcibly interrupted, perform forcible termination of the DMA using the INITn bit of the DCHCn register and then initialize.

6.11 DMA Transfer End

When DMA transfer ends and the TCn bit of the DCHCn register is set to 1, a DMA transfer end interrupt (INTDMAn) is issued to the interrupt controller (INTC) ($n = 0$ to 3).

6.12 Forcible Termination

In addition to the forcible interruption operation by means of NMI input, DMA transfer can be forcibly terminated by the INITn bit of the DCHCn register $(n = 0$ to 3).

An example of forcible termination by the INITn bit of the DCHCn register is illustrated below ($n = 0$ to 3).

6.12.1 Restriction related to DMA transfer forcible termination

When terminating a DMA transfer by setting the INITn bit of the DCHCn register, the transfer may not be terminated, but just suspended, even though the INITn bit is set to 1. As a result, when the DMA transfer of a channel that should have been terminated is resumed, the DMA transfer will terminate after an unexpected number of transfers are completed and a DMA transfer completion interrupt may occur.

[Preventive measures]

This problem can be avoided by implementing any of the following workarounds.

(1) Stop all the transfers from DMA channels temporarily.

The following measure is effective if the program does not assume that the TCn bit of the DCHCn register is 1 except for the following workaround processing. (Since the TCn bit of the DCHCn register is cleared to 0 when it is read, execution of the following procedure (ii) under step <5> clears this bit.)

- <1> Disable interrupts (DI state).
- <2> Read the DMA restart register (DRST) and transfer the ENn bit of each channel to a general-purpose register (value A).
- <3> Write 00H to the DMA restart register (DRST) twice^{Note}.

By executing twice, the DMA transfer is definitely stopped before proceeding to <4>.

- <4> Set the INITn bit of the DCHCn register of the channel to be forcibly terminated to 1.
- <5> Perform the following operations for value A read in step <2>. (Value B)
	- (i) Clear the bit of the channel to be forcibly terminated to 0
	- (ii) If the TCn of the DCHCn register and ENn bit of the DRST register of the channel that is not terminated forcibly are 1 (AND makes 1), clear the bit of the channel to 0.
- <6> Write value B in <5> to the DRST register.
- <7> Enable interrupts (EI state).
	- **Note** Execute three times if the transfer target (transfer source or transfer destination) is the internal RAM.
	- **Caution Be sure to execute step <5> to prevent the ENn bit of the DRST register from being set illegally for channels that are terminated normally during the period of steps <2> and <3>.**

Remark $n = 0$ to 3

(2) Repeat setting the INITn bit of the DCHCn register until forcible termination of DMA transfer is completed normally

The procedure is shown below.

- <1> Copy the initial transfer count of the channel to be forcibly terminated to a general-purpose register.
- <2> Set the INITn bit of the DCHCn register of the channel to be forcibly terminated to 1.
- <3> Read the value of DMA transfer count register n (DBCn) of the channel to be forcibly terminated, and compare that value with the value copied in step <1>. If the two values do not match, repeat steps <2> and $<$ 3 $>$.
	- **Cautions 1. If the DBCn register is read in step <3>, and if DMA transfer is stopped due to trouble, the remaining number of transfers will be read. If DMA transfer has been forcibly terminated correctly, the initial number of transfers will be read.**
		- **2. With this procedure, it may take some time for the channel in question to be forcibly terminated in an application in which DMA transfer of a channel other than that to be forcibly terminated is frequently executed.**

Remark $n = 0$ to 3

6.13 Times Related to DMA Transfer

The overhead before and after DMA transfer and minimum execution clock for DMA transfer are shown below.

	DMA Cycle	Number of Minimum Execution Clocks			
<1>Time to respond to DMA request		4 clocks ^{Note 1}			
Internal RAM access <2> Memory access		2 clocks ^{Note 2}			
	On-chip peripheral I/O register access	4 clocks + number of waits set by VSWC register			

Table 6-3. Number of Minimum Execution Clocks in DMA Cycle

Notes 1. If an external interrupt (INTPn) is specified as a factor of starting DMA transfer, noise elimination time is added (n = 0 to 6, 100, 101, 110, 111, 20 to 25, 30, or 31).

 2. Two clocks are required for the DMA cycle.

The minimum execution clock in the DMA cycle in each transfer mode is as follows.

Single transfer: DMA response time (<1>) + Transfer source memory access (<2>) + 1^{Note} + Transfer destination memory access (<2>) Block transfer: DMA response time (<1>) + (Transfer source memory access (<2>) + 1 **Note** + Transfer destination memory access $(<2>)$) \times Number of transfers

Note One clock is always inserted between the read cycle and write cycle of DMA transfer.

6.14 Precautions

(1) Memory boundary

The transfer operation is not guaranteed if the source or the destination address exceeds the area of DMA targets (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.

(2) Transfer of misaligned data

DMA transfer of 16-bit bus width misaligned data is not supported.

If the source or the destination address is set to an odd address, the LSB of the address is forcibly handled as "0".

(3) Bus arbitration for CPU <R>

Because the DMA controller has a higher priority bus mastership than the CPU, a CPU access that takes place during DMA transfer is held pending until the DMA transfer cycle is completed and the bus is released to the CPU.

However, the CPU can access the internal ROM and internal RAM which DMA transfer is not being executed.

- The CPU can access the internal ROM and internal RAM when DMA transfer is being executed between the external memory and an on-chip peripheral I/O.
- The CPU can an access the internal ROM when DMA transfer is being executed between an on-chip peripheral I/O and internal RAM.

(4) DMA start factor <R>

Do not start two or more DMA channels with the same factor. If two or more DMA channels are started with the same factor, the DMA channel with a lower priority may be acknowledged before the DMA channel with a higher priority.

(5) Program execution and DMA transfer with internal RAM

Do not execute DMA transfer to/from the internal RAM and an instruction in the internal RAM simultaneously.

(6) Restrictions related to automatic clearing of TCn bit of DCHCn register

The TCn bit of the DCHCn register is automatically cleared to 0 when it is read. When DMA transfer is executed to transfer data to or from the internal RAM when two or more DMA transfer channels are simultaneously used, the TCn bit may not be cleared even if it is read after completion of DMA transfer ($n = 0$) to 3).

Caution This restriction does not apply if one of the following conditions is satisfied.

- • **Only one channel of DMA transfer is used.**
- • **DMA is not executed to transfer data to or from the internal RAM.**

[Preventive measures]

To read the TCn bit of the DCHCn register of the DMA channel that is used to transfer data to or from the internal RAM, be sure to read the TCn bit three times in a row. This can accurately clear the TCn bit to 0.

(7) Read values of DSAn and DDAn registers

If the values of the DSAn and DDAn registers are read during DMA transfer, the values in the middle of being updated may be read ($n = 0$ to 3).

For example, if the DSAnH register and the DSAnL register are read in that order when the value of the DMA transfer source address (DSAn register) is "0000FFFFH" and the counting direction is incremental (when the SADn1 and SADn0 bits of the DADCn register $= 00$, the value of the DSAnL register differs as follows depending on whether DMA transfer is executed immediately after the DSAnH register has been read.

(a) If DMA transfer does not occur while the DSAn register is being read

<1> Reading DSAnH register: DSAnH = 0000H

<2> Reading DSAnL register: DSAnL = FFFFH

(b) If DMA transfer occurs while the DSAn register is being read

<1> Reading DSAnH register: DSAnH = 0000H

- <2> Occurrence of DMA transfer
- <3> Incrementing DSAn register : DSAn = 00010000H
- <4> Reading DSAnL register: DSAnL = 0000H

6.14.1 Interrupt factors

DMA transfer is interrupted if a bus hold is issued.

If the factor (bus hold) interrupting DMA transfer disappears, DMA transfer promptly restarts.

CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850E/IA1 is provided with an interrupt controller (INTC) that can process a total of 53 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850E/IA1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

Eight levels of software-programmable priorities can be specified for each interrupt request.

Interrupt servicing starts after no fewer than 4 system clocks (80 ns (@ 50 MHz)) following the generation of an interrupt request.

7.1 Features

{ Interrupts

- Non-maskable interrupts: 1 source
- **Caution P00 alternately functions as NMI, and is fixed to input. P00 and NMI cannot be switched. If the P00 bit of the P0 register is read, the level of the P00/NMI pin is read. Set the valid edge of the NMI pin using the ESN0 bit of the INTM0 register (default value: falling edge detection).**
- Maskable interrupts: 52 sources
- 8 levels of programmable priorities (maskable interrupts)
- Multiple interrupt control according to priority
- Masks can be specified for each maskable interrupt request.
- Noise elimination**Note**, edge detection, and valid edge specification for external interrupt request signals.

Note For details of the noise eliminator, refer to **14.5 Noise Eliminator.**

- { Exceptions
	- Software exceptions: 32 sources
	- Exception traps: 2 sources (illegal opcode exception and debug trap)

Interrupt/exception sources are listed in Table 7-1.

Table 7-1. Interrupt/Exception Source List (1/2)

Notes 1. $n = 0$ to FH

2. Select using the CSL10 and CSL11 registers.

Table 7-1. Interrupt/Exception Source List (2/2)

- **Remarks 1.** Default priority: The priority order when two or more maskable interrupt requests are generated at the same time. The highest priority is 0.
	- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC of CPU when interrupt servicing is started. Note, however, that the restored PC when a non-maskable or maskable interrupt is acknowledged while one of the following instructions is being executed does not become the nextPC. (If an interrupt is acknowledged during instruction execution, execution stops, and then resumes after the interrupt servicing has finished. In this case, the address of the aborted instruction is the restore PC.)
		- Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
		- Division instructions (DIV, DIVH, DIVU, DIVHU)
		- PREPARE, DISPOSE instructions (only if an interrupt is generated before the stack pointer is updated)
	- nextPC: The PC value that starts the processing following interrupt/exception processing.
	- **2.** The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored $PC - 4$).

7.2 Non-Maskable Interrupt

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupts.

A non-maskable interrupt request is input from the NMI pin. When the valid edge specified by bit 0 (ESN0) of the external interrupt mode register 0 (INTM0) is detected on the NMI pin, the interrupt occurs.

While the service program of the non-maskable interrupt is being executed, another non-maskable interrupt request is held pending. The pending NMI is acknowledged after the original service program of the non-maskable interrupt under execution has been terminated (by the RETI instruction). Note that if two or more NMI requests are input during the execution of the service program for an NMI, the number of NMIs that will be acknowledged after the RETI instruction is executed is only one.

7.2.1 Operation

If a non-maskable interrupt is generated by NMI input, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to FEPC.
- (2) Saves the current PSW to FEPSW.
- (3) Writes exception code 0010H to the higher halfword (FECC) of ECR.
- (4) Sets the NP and ID bits of the PSW and clears the EP bit.
- (5) Sets the handler address (00000010H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown in Figure 7-1.

Figure 7-1. Servicing Configuration of Non-Maskable Interrupt

Figure 7-2. Acknowledging Non-Maskable Interrupt Request

7.2.2 Restore

Execution is restored from the non-maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
- (2) Transfers control back to the address of the restored PC and PSW.

Figure 7-3 illustrates how the RETI instruction is processed.

Figure 7-3. RETI Instruction Processing

7.2.3 Non-maskable interrupt status flag (NP)

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) servicing is under execution.

This flag is set when an NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.

7.2.4 Edge detection function

(1) External interrupt mode register 0 (INTM0)

External interrupt mode register 0 (INTM0) is a register that specifies the valid edge of a non-maskable interrupt (NMI). The NMI valid edge can be specified to be either the rising edge or the falling edge by the ESN0 bit.

This register can be read/written in 8-bit or 1-bit units.

7.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850E/IA1 has 52 maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request has been acknowledged, the acknowledgment of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

However, if multiple interrupts are executed, the following processing is necessary.

- <1> Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
- <2> Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in <1>.

7.3.1 Operation

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower halfword of ECR (EICC).
- (4) Sets the ID bit of the PSW and clears the EP bit.
- (5) Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The servicing configuration of a maskable interrupt is shown in Figure 7-4.

The INT input masked by the interrupt controllers and the INT input that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the interrupt controller. In such case, if the interrupts are unmasked, or when $PSW.NP = 0$ and $PSW.ID = 0$ as set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt servicing.

7.3.2 Restore

Recovery from maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-5 illustrates the processing of the RETI instruction.

Figure 7-5. RETI Instruction Processing

7.3.3 Priorities of maskable interrupts

The V850E/IA1 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to **Table 7-1 Interrupt/Exception Source List**. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.

Remark xx: Identification name of each peripheral unit (refer to **Table 7-2**)

n: Peripheral unit number (refer to **Table 7-2**)

Figure 7-6. Example of Servicing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (1/2)

Figure 7-6. Example of Servicing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (2/2)

Figure 7-7. Example of Servicing Interrupt Requests Generated Simultaneously

7.3.4 Interrupt control register (xxICn)

<R>

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. Read the xxIFn bit of the xxICn register in the interrupt disabled (DI) state. Otherwise if the timing of interrupt acknowledgment and bit reading conflict, normal values may not be read.**
- **2. If generation of an interrupt source and a bit manipulation instruction (SET1, NOT1, or CLR1 (except TST1)) that manipulates the xxMKn or xxPRn2 to xxPRn0 bits of the interrupt source that has been generated conflict, the interrupt request signal may not be generated.**

 This can be avoided in the following two ways.

- • **When a bit manipulation instruction is not used to the xxICn register**
	- **<1> Change from writing the xxMKn bit to a bit manipulation instruction that manipulates the IMRm register.**
	- **<2> Change from writing the xxPRn2 to xxPRn0 bits to a byte access to the xxICn register.**
- • **When a bit manipulation instruction is used to the xxICn register**

Execute a bit manipulation instruction that manipulates the xxICn register after executing a dummy write (byte access) with the unused xxICn.xxIFn bit cleared to 0 in the interrupt disabled (DI) status.

The address and bit of each interrupt control register are as follows.

Address	Register	Bit							
		<7>	<6>	5	4	3	$<$ 2>	<1>	<0>
FFFFF110H	P0IC ₀	P0IF0	P0MK0	0	0	$\mathbf 0$	P0PR02	P0PR01	P0PR00
FFFFF112H	P0IC1	P0IF1	P0MK1	0	0	0	P0PR12	P0PR11	P0PR10
FFFFF114H	P0IC ₂	P0IF ₂	P0MK ₂	0	0	0	P0PR22	P0PR21	P0PR20
FFFFF116H	P0IC3	P0IF3	P0MK3	0	0	0	P0PR32	P0PR31	P0PR30
FFFFF118H	P0IC4	P0IF4	P0MK4	0	0	0	P0PR42	P0PR41	P0PR40
FFFFF11AH	P0IC5	P0IF5	P0MK5	0	0	0	P0PR52	P0PR51	P0PR50
FFFFF11CH	P0IC6	P0IF6	P0MK6	0	0	0	P0PR62	P0PR61	P0PR60
FFFFF11EH	DETIC0	DETIF0	DETMK0	0	0	0	DETPR02	DETPR01	DETPR00
FFFFF120H	DETIC1	DETIF1	DETMK1	$\mathsf 0$	$\mathsf 0$	0	DETPR12	DETPR11	DETPR10
FFFFF122H	TMOICO	TMOIF0	TM0MK0	0	0	0	TM0PR02	TM0PR01	TM0PR00
FFFFF124H	CM03IC0	CM03IF0	CM03MK0	0	0	0	CM03PR02	CM03PR01	CM03PR00
FFFFF126H	TM0IC1	TM0IF1	TM0MK1	$\mathsf 0$	$\mathbf 0$	$\mathsf 0$	TM0PR12	TM0PR11	TM0PR10
FFFFF128H	CM03IC1	CM03IF1	CM03MK1	0	0	0	CM03PR12	CM03PR11	CM03PR10
FFFFF12AH	CC10IC0	CC ₁₀ _{IF0}	CC10MK0	0	0	0	CC10PR02	CC10PR01	CC10PR00
FFFFF12CH	CC10IC1	CC10IF1	CC10MK1	$\mathsf 0$	$\mathbf 0$	0	CC10PR12	CC10PR11	CC10PR10
FFFFF12EH	CM10IC0	CM10IF0	CM10MK0	0	0	0	CM10PR02	CM10PR01	CM10PR00
FFFFF130H	CM ₁₀ IC ₁	CM10IF1	CM10MK1	0	0	0	CM10PR12	CM10PR11	CM10PR10
FFFFF132H	CC11IC0	CC11IF0	CC11MK0	$\mathsf 0$	0	0	CC11PR02	CC11PR01	CC11PR00
FFFFF134H	CC11IC1	CC11IF1	CC11MK1	0	$\mathbf 0$	0	CC11PR12	CC11PR11	CC11PR10
FFFFF136H	CM11IC0	CM11IF0	CM11MK0	0	0	0	CM11PR02	CM11PR01	CM11PR00
FFFFF138H	CM11IC1	CM11IF1	CM11MK1	0	0	0	CM11PR12	CM11PR11	CM11PR10
FFFFF13AH	TM2IC0	TM2IF0	TM2MK0	0	$\mathsf 0$	0	TM2PR02	TM2PR01	TM2PR00
FFFFF13CH	TM2IC1	TM2IF1	TM2MK1	0	0	0	TM2PR12	TM2PR11	TM2PR10
FFFFF13EH	CC2IC0	CC2IF0	CC2MK0	0	0	0	CC2PR02	CC2PR01	CC2PR00
FFFFF140H	CC2IC1	CC2IF1	CC2MK1	0	0	$\mathsf 0$	CC2PR12	CC2PR11	CC2PR10
FFFFF142H	CC2IC ₂	CC2IF2	CC2MK2	0	0	0	CC2PR22	CC2PR21	CC2PR20
FFFFF144H	CC ₂ IC ₃	CC2IF3	CC ₂ MK ₃	0	0	0	CC2PR32	CC2PR31	CC2PR30
FFFFF146H	CC2IC4	CC2IF4	CC2MK4	0	0	0	CC2PR42	CC2PR41	CC2PR40
FFFFF148H	CC2IC5	CC2IF5	CC2MK5	0	0	0	CC2PR52	CC2PR51	CC2PR50
FFFFF14AH	TM3IC0	TM3IF0	TM3MK0	0	0	0	TM3PR02	TM3PR01	TM3PR00
FFFFF14CH	CC3IC0	CC3IF0	CC3MK0	0	0	0	CC3PR02	CC3PR01	CC3PR00
FFFFF14EH	CC3IC1	CC3IF1	CC3MK1	0	0	0	CC3PR12	CC3PR11	CC3PR10
FFFFF150H	CM4IC0	CM4IF0	CANMK2	0	0	0	CM4PR02	CM4PR01	CM4PR00
FFFFF152H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF154H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF156H	DMAIC ₂	DMAIF ₂	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF158H	DMAIC ₃	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF15AH	CANICO	CANIF0	CANMK0	0	0	0	CANPR02	CANPR01	CANPR00
FFFFF15CH	CANIC1	CANIF1	CANMK1	0	0	0	CANPR12	CANPR11	CANPR10
FFFFF15EH	CANIC2	CANIF2	CANMK2	0	0	0	CANPR22	CANPR21	CANPR20
FFFFF160H	CANIC ₃	CANIF3	CANMK3	0	0	0	CANPR32	CANPR31	CANPR30
FFFFF162H	CSIIC0	CSIIF0	CSIMK0	0	0	$\pmb{0}$	CSIPR02	CSIPR01	CSIPR00

Table 7-2. Addresses and Bits of Interrupt Control Registers (1/2)

7.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask state for the maskable interrupts.

The xxMKn bit of the IMR0 to IMR3 registers is equivalent to the xxMKn bit of the xxICn register.

IMRm can be read/written in 16-bit units ($m = 0$ to 3).

When the IMRm register is divided into two registers: higher 8 bits (IMRmH register) and lower 8 bits (IMRmL register), these registers can be read/written in 8-bit or 1-bit units.

Caution The device file defines the xxMKn bit of the xxICn register as a reserved word. If a bit is manipulated with the name xxMKn, therefore, the xxICn register, rather than the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

7.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically cleared to 0 by hardware. However, it is not cleared to 0 when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

Caution In the interrupt enabled (EI) state, if an interrupt is acknowledged during the reading of the ISPR register, the value of the ISPR register may be read after the bit is set to 1 by this interrupt acknowledgment. To read the value of the ISPR register properly before interrupt acknowledgment, read it in the interrupt disabled (DI) state.

7.3.7 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW and this controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt requests.

7.3.8 Interrupt trigger mode selection

The valid edge of the INTPn, ADTRG0, ADTRG1, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11, TCLR3, and TI3 pins can be selected by program. The edge that can be selected as the valid edge is one of the following ($n =$ 0 to 6, 20 to 25, 30, 31, 100, 101, 110, 111).

- Rising edge
- Falling edge
- Both the rising and falling edges

When the INTPn, ADTRG0, ADTRG1, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11, TCLR3, and TI3 signals are edge-detected, they become an interrupt source or capture/trigger.

The valid edge is specified by external interrupt mode registers 1 and 2 (INTM1 and INTM2), signal edge selection registers 10 and 11 (SESA10 and SESA11), the valid edge selection register (SESC), and TM2 input filter mode registers 0 to 5 (FEM0 to FEM5).
(1) External interrupt mode registers 1, 2 (INTM1, INTM2)

These registers specify the valid edge for external interrupt requests (INTP0 to INTP6), input via external pins. The correspondence between each register and the external interrupt requests that register controls is shown below.

- INTM1: INTP0, INTP1, INTP2/ADTRG0, INTP3/ADTRG1
- INTM2: INTP4 to INTP6

INTP2 and INTP3 function alternately as ADTRG0 and ADTRG1 (A/D converter external trigger input). Therefore, if the external trigger mode has been set by the TRG0 to TRG2 bits of A/D converter mode register n0 (ADSCMn0), setting the ES20 and ES21, and ES30 and ES31 bits of INTM1 also specifies the valid edge of the external trigger input (ADTRG0 and ADTRG1) ($n = 0, 1$).

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

(2) Signal edge selection registers 10, 11 (SESA10, SESA11)

These registers specify the valid edge of external interrupt requests (INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, and TCLR11), input via external pins. The correspondence between each register and the external interrupt requests that register controls is shown below.

- SESA10: TIUD10, TCUD10, TCLR10, INTP100, INTP101
- SESA11: TIUD11, TCUD11, TCLR11, INTP110, INTP111

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- **Cautions 1. The bits of the SESA1n register cannot be changed during TM1n operation (TM1CEn bit of timer control registers 10, 11 (TMC10, TMC11) = 1).**
	- **2. The TM1CEn bit must be set (1) before using the TCUD10/INTP100, TCLR10/INTP101, TCUD11/INTP110, and TCLR11/INTP111 pins as INTP100, INTP101, INTP110, and INTP111, even if not using timer 1.**
	- **3. Before setting the INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, and TCLR11 pins to the trigger mode, set the PMC1 register. If the PMC1 register is set after the SESA10 and SESA11 registers have been set, an illegal interrupt may occur as soon as the PMC1 register is set.**

Notes 1. See **9.2.4 (2) Timer unit mode registers 0, 1 (TUM0, TUM1)**

2. See **9.2.4 (6) Prescaler mode registers 10, 11 (PRM10, PRM11)**

(2/2)

(3) Valid edge selection register (SESC)

This register specifies the valid edge for external interrupt requests (INTP30, INTP31, TCLR3, and TI3), input via external pins.

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. The TM3CAE and TM3CE bits of timer control register 30 (TMC30) must be set (1) before using the TI3/TCLR3/INTP30 and TO3/INTP31 pins as INTP30 and INTP31, even if not using timer 3.**
	- **2. Before setting the INTP30, INTP31, TCLR3, and TI3 pins to the trigger mode, set the PMC2 register.**

 If the PMC2 register is set after the SESC register has been set, an illegal interrupt may occur as soon as the PMC2 register is set.

(4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

These registers specify the valid edge for external interrupt requests input to timer 2 (INTP20 to INTP25). The correspondence between each register and the external interrupt request that register controls is shown below.

- FEM0: INTP20
- FEM1: INTP21
- FEM2: INTP22
- FEM3: INTP23
- FEM4: INTP24
- FEM5: INTP25

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- **Cautions 1. The STFTE bit of timer 2 clock stop register 0 (STOPTE0) must be cleared (0) before using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25, even if not using timer 2.**
	- **2. Before setting the INTP2n pin to the trigger mode, set the PMC2 register. If the PMC2 register is set after the FEMn register has been set, an illegal interrupt may occur as soon as the PMC2 register is set (n = 0 to 5).**
	- **3. The noise elimination function starts operating by setting the CEEn bit of the TCRE0 register to 1 (enabling count operations).**

(2/2)

7.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

7.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of the PSW.
- (5) Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 7-8 illustrates the processing of a software exception.

Figure 7-8. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 00H to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

7.4.2 Restore

Recovery from software exception processing is carried out by the RETI instruction.

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

- (1) Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-9 illustrates the processing of the RETI instruction.

7.4.3 Exception status flag (EP)

The EP flag is bit 6 of PSW, and is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.

7.5 Exception Trap

An exception trap is an interrupt that is requested when an illegal execution of an instruction takes place. In the V850E/IA1, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

7.5.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.

Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended that it not be used.

(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP, and ID bits of the PSW.
- (4) Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 7-10 illustrates the processing of the exception trap.

Figure 7-10. Exception Trap Processing

(2) Restore

<R>

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Caution DBPC and DBPSW can be accessed only during the period between when the illegal opcode is executed and when the DBRET instruction is executed.

Figure 7-11 illustrates the restore processing from an exception trap.

7.5.2 Debug trap

The debug trap is an exception that can be acknowledged every time and is generated by execution of the DBTRAP instruction.

When the debug trap is generated, the CPU performs the following processing.

(1) Operation

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP and ID bits of the PSW.
- (4) Sets the handler address (00000060H) corresponding to the debug trap to the PC and transfers control.

Figure 7-12 illustrates the processing of the debug trap.

Figure 7-12. Debug Trap Processing

(2) Restore

Restoration from a debug trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Caution DBPC and DBPSW can be accessed during the period between when the DBTRAP is executed and when the DBRET instruction is executed.

Figure 7-13 illustrates the processing for restoring from a debug trap.

7.6 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a process by which an interrupt request that is currently being serviced can be interrupted during servicing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is acknowledged and serviced first.

If there is an interrupt request with a lower priority level than the interrupt request currently being serviced, that interrupt request is held pending.

Maskable interrupt multiple servicing control is executed when interrupts are enabled (ID = 0). Thus, if multiple interrupts are executed, it is necessary for interrupts to be enabled $(ID = 0)$ even during an interrupt servicing routine.

If a maskable interrupt or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.

This is accomplished by the following procedure.

(1) Acknowledgment of maskable interrupts in service program

Service program of maskable interrupt or exception

(2) Generation of exception in service program

Service program of maskable interrupt or exception

 • EIPC saved to memory or register • EIPSW saved to memory or register • Saved value restored to EIPSW • Saved value restored to EIPC • RETI instruction

• TRAP instruction $\left| \leftarrow \right|$ Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt servicing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), but it can be set as desired via software. Setting of the priority order level is done using the xxPRn0 to xxPRn2 bits of the interrupt request control register (xxlCn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the xxMKn bit and the priority order is set to level 7 by the xxPRn0 to xxPRn2 bits.

The priority order of maskable interrupts is as follows.

(High) Level $0 >$ Level $1 >$ Level $2 >$ Level $3 >$ Level $4 >$ Level $5 >$ Level $6 >$ Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple servicing control is resumed after the servicing of the higher priority interrupt has been completed and the RETI instruction has been executed. A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are suspended and not acknowledged.

7.7 Interrupt Response Time

The following table describes the V850E/IA1 interrupt response time (from interrupt generation to start of interrupt servicing).

7 + digital noise filter

Figure 7-14. Pipeline Operation at Interrupt Request Acknowledgment (Outline)

analog delay time

• For timers 10, 11 (TM10, TM11) using INTP100, INTP101, INTP110, and INTP111 as external interrupt inputs (see **9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)**): $f_{CLK} = f_{XX}/2$ (PRM2 bit = 1): 2

7 + **Note 1** + digital noise filter

mode

• External bus access • Two or more interrupt request non-sampling instructions are executed

in succession • Access to on-chip peripheral I/O register • Access to programmable peripheral I/O register

Maximum $7^{Note 2}$ 7 +

- $f_{CLK} = f_{XX}/4$ (PRM2 bit = 0): 4
- For timer 3 (TM3) using INTP30 and INTP31 as external interrupt inputs (see **9.4.4 (1) Timer 3 clock selection register (PRM03)**):

 $fCLK = fXX (PRM3 bit = 1): 2$

 $f_{CLK} = f_{XX}/2$ (PRM3 bit = 0): 4

2. When LD instruction is executed to internal ROM (during align access)

7.8 Periods in Which CPU Does Not Acknowledge Interrupts

The CPU acknowledges an interrupt while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sampling instruction and the next instruction (interrupt is held pending).

The interrupt request non-sampling instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The store instruction for the command register (PRCMD)
- The store instructions or bit manipulation instructions of SET1, CLR1, and NOT1 instructions for the following registers:
	- Interrupt-related registers:
		- Interrupt control register (xxICn), interrupt mask registers 0 to 3 (IMR0 to IMR3)
	- Power save control register (PSC)
	- CSI-related registers:

Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1) Clocked serial interface receive buffer registers 0, 1 (SIRB0, SIRB1) Clocked serial interface receive buffer registers L0, L1 (SIRBL0, SIRBL1) Clocked serial interface transmit buffer registers 0, 1 (SOTB0, SOTB1) Clocked serial interface transmit buffer registers L0, L1 (SOTBL0, SOTBL1) Clocked serial interface read-only receive buffer registers 0, 1 (SIRBE0, SIRBE1) Clocked serial interface read-only receive buffer registers L0, L1 (SIRBEL0, SIRBEL1) Clocked serial interface initial transmit buffer registers 0, 1 (SOTBF0, SOTBF1) Clocked serial interface initial transmit buffer registers L0, L1 (SOTBFL0, SOTBFL1) Serial I/O shift registers 0, 1 (SIO0, SIO1) Serial I/O shift registers L0, L1 (SIOL0, SIOL1) Prescaler mode register (PRSM3) Prescaler compare register (PRSCM3)

- FCAN clock selection register (PRM04)
	- **Remark** xx: Identification name of each peripheral unit (refer to **Table 7-2**)
		- n: Peripheral unit number (refer to **Table 7-2**)

CHAPTER 8 CLOCK GENERATION FUNCTION

The clock generator (CG) generates and controls the internal system clock (fxx) that is supplied to each internal unit, such as the CPU.

8.1 Features

- Multiplier function using a phase locked loop (PLL) synthesizer
- Clock sources
	- Oscillation by connecting a resonator
	- External clock
- Power saving modes
	- HALT mode
	- IDLE mode
	- Software STOP mode
- Internal system clock output function

8.2 Configuration

8.3 Input Clock Selection

The clock generator consists of an oscillator and a PLL synthesizer. For example, connecting a 5.0 MHz crystal resonator or ceramic resonator to pins X1 and X2 enables a 50 MHz internal system clock (fxx) to be generated when the multiplier is 10. Also, an external clock can be input directly to the oscillator. In this case, the clock signal should be input only to pin X1 (pin X2 should be left open). Two basic operation modes are provided for the clock generator. These are PLL mode and direct mode. The operation mode is selected by the CKSEL pin. The input to this pin is latched on reset.

Caution The input level for the CKSEL pin must be fixed. If it is switched during operation, a malfunction may occur.

8.3.1 Direct mode

In direct mode, an external clock is divided by two and the divided clock is supplied as the internal system clock. The maximum frequency that can be input in direct mode is 50 MHz. The V850E/IA1 is mainly used in application systems in which operates at relatively low frequencies.

Caution In direct mode, an external clock must be input (an external resonator should not be connected).

8.3.2 PLL mode

In PLL mode, an external resonator is connected or external clock is input and multiplied by the PLL synthesizer. The multiplied PLL output is divided by the division ratio specified by the clock control register (CKC) to generate a system clock that is 10, 5, 2.5, or 1 times the frequency (fx) of the external resonator or external clock.

After reset, an internal system clock (fxx) that is 1 time the frequency (1 \times fx) of the input clock frequency (fx) is generated.

When a frequency that is 10 times (10 \times fx) the input clock frequency (fx) is generated, a system with low noise and low power consumption can be realized because a frequency of up to 50 MHz is obtained based on a 5 MHz external resonator or external clock.

In PLL mode, if the clock supply from an external resonator or external clock source stops, operation of the internal system clock (fxx) based on the self-propelled frequency of the clock generator's internal voltage controlled oscillator (VCO) continues. In this case, fxx is undefined. However, do not devise an application method expecting to use this self-propelled frequency.

Example: Clocks when PLL mode ($fxx = 10 \times fx$) is used

Caution When using the PLL mode, only an f **x** (4 to 5 MHz) value for which 10 \times fx does not exceed the **system clock maximum frequency (50 MHz) can be used for the oscillation frequency or external clock frequency.**

 When 5 \times **fx, 2.5** \times **fx, or 1** \times **fx is used, a frequency of 4 to 6.4 MHz can be used.**

Remark Note the following when PLL mode is selected ($fxx = 5 \times fx$, $fxx = 2.5 \times fx$, or $fxx = 1 \times fx$) If the V850E/IA1 need not be operated at high frequency, use fxx = $5 \times$ fx, fxx = $2.5 \times$ fx, or fxx = $1 \times$ fx to reduce the power consumption by lowering the system clock frequency using software.

8.3.3 Peripheral command register (PHCMD)

This is an 8-bit register that is used to set protection for writing to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution. This register can be written only in 8-bit units (when it is read, undefined data is read out).

Writing to the first specific register (CKC or FLPMC register) is only valid after first writing to the PHCMD register. Because of this, the register value can be overwritten only with the specified sequence, preventing an illegal write operation from being performed.

The generation of an illegal store operation can be checked with the PRERR bit of the peripheral status register (PHS).

8.3.4 Clock control register (CKC)

The clock control register is an 8-bit register that controls the internal system clock (fxx) in PLL mode. It can be written to only by a specific sequence combination so that it cannot easily be overwritten by mistake due to erroneous program execution.

This register can be read/written in 8-bit units.

Caution Do not change bits CKDIV2 to CKDIV0 in direct mode.

Example Clock generator settings

Data is set in the clock control register (CKC) according to the following sequence.

- <1> Disable interrupts (set the NP bit of PSW to 1).
- <2> Prepare data in any one of the general-purpose registers to set in the specific register.
- <3> Write arbitrary data to the peripheral command register (PHCMD).
- <4> Set the clock control register (CKC) (with the following instructions).
	- Store instruction (ST/SST instruction)
- $\langle 5 \rangle$ Insert five or more NOP instructions (5 instructions ($\langle 5 \rangle$ to $\langle 9 \rangle$))
- <10> Release the interrupt disabled state (set the NP bit of PSW to 0).

```
[Sample coding] <1> LDSR rX, 5
                    <2> MOV 0x07, r10
                    <3> ST.B r10, PHCMD [r0]
                    <4> ST.B r10, CKC [r0]
                    <5> NOP
                   <6> NOP
                    <7> NOP
                    <8> NOP
                    <9> NOP
                    <10> LDSR rY, 5
```
Remark rX: Value written to PSW rY: Value returned to PSW

No special sequence is required to read the specific register.

- **Cautions 1. If an interrupt is acknowledged between the issuing of data to the PHCMD (<3>) and writing to the specific register immediately after (<4>), the write operation to the specific register is not performed and a protection error (the PRERR bit of the PHS register = 1) may occur. Therefore, set the NP bit of the PSW to 1 (<1>) to disable interrupt acknowledgment. Also disable interrupt acknowledgment as well when selecting a bit manipulation instruction for the specific register setting.**
	- **2. Although the data written to the PHCMD register is dummy data however, use the same register as the general-purpose register used in specific register setting (<4>) for writing to the PHCMD register (<3>). The same method should be applied when using a generalpurpose register for addressing.**
	- **3. Before executing this processing, complete all DMA transfer operations.**

8.3.5 Peripheral status register (PHS)

If a write operation is not performed in the correct sequence including access to the command register for the protection-targeted internal registers, writing is not performed and a protection error is generated, setting the status flag (PRERR) to 1. This flag is a cumulative flag. After checking the PRERR flag, it is cleared to 0 by an instruction.

This register can be read/written in 8-bit or 1-bit units.

The operation conditions of the PRERR flag are as follows.

- Set conditions: <1> If the operation of the relevant store instruction for the on-chip peripheral I/O is not a write operation for the PHCMD register, but the peripheral specific register is written to.
	- <2> If the first store instruction operation after the write operation to the PHCMD register is for memory other than the specific registers and on-chip peripheral I/O.
- Reset conditions: <1> If the PRERR flag of the PHS register is set to 0. <2> If the system is reset

8.4 PLL Lockup

The lockup time (frequency stabilization time) is the time from when the power is turned on or the software STOP mode is released until the phase locks at the prescribed frequency. The state until this stabilization occurs is called a lockup state, and the stabilized state is called a lock state.

(1) Lock register (LOCKR)

The lock register (LOCKR) has a LOCK flag that reflects the stabilized state of the PLL frequency. This register is read-only, in 8-bit or 1-bit units.

Caution When the PLL is locked, the LOCK flag is 0. If the system then enters an unlocked state due to a standby, the LOCK flag becomes 1. If anything other than a standby causes the system to enter an unlocked state, the LOCK flag is not affected (LOCK = 0).

If the clock stops, the power fails, or some other factor operates to cause an unlock state to occur, for control processing that depends on software execution speed, such as real-time processing, be sure to judge the LOCK flag using software immediately after operation begins so that processing does not begin until after the clock stabilizes.

On the other hand, static processing such as the setting of internal hardware or the initialization of register data or memory data can be executed without waiting for the LOCK flag to be reset.

The relationship between the oscillation stabilization time (the time from when the resonator starts to oscillate until the input waveform stabilizes) when a resonator is used, and the PLL lockup time (the time until frequency stabilizes) is shown below.

Oscillation stabilization time < PLL lockup time

8.5 Power Save Control

8.5.1 Overview

The power save function has the following three modes.

(1) HALT mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the CPU's operation clock stops. Since the supply of clocks to on-chip peripheral functions other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by intermittent operation that is achieved due to a combination of HALT mode and normal operation mode. The system is switched to HALT mode by a specific instruction (the HALT instruction).

(2) IDLE mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped, which causes the overall system to stop.

When the system is released from IDLE mode, it can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time need not be secured.

The system is switched to IDLE mode according to the PSMR register setting.

IDLE mode is located midway between software STOP mode and HALT mode in relation to the clock stabilization time and current consumption. It is used for situations in which a low current consumption mode is to be used and the clock stabilization time is to be eliminated after the mode is released.

(3) Software STOP mode

In this mode, the overall system is stopped by stopping the clock generator (oscillator and PLL synthesizer). The system enters an ultra-low power consumption state in which only leak current is lost.

The system is switched to software STOP mode according to a PSMR register setting.

(a) PLL mode

The system is switched to software STOP mode by setting the register according to software. The PLL synthesizer's clock output is stopped at the same time that the oscillator is stopped. After software STOP mode is released, the oscillator's oscillation stabilization time must be secured until the system clock stabilizes. Also, PLL lockup time may be required depending on the program. When a resonator or external clock is connected, following the release of the software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

(b) Direct mode

To stop the clock, set the X1 pin to low level. After the release of software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

Table 8-1 shows the operation of the clock generator in normal operation mode, HALT mode, IDLE mode, and software STOP mode.

An effective low power consumption system can be realized by combining these modes and switching modes according to the required use.

Figure 8-1. Power Save Mode State Transition Diagram

Table 8-1. Clock Generator Operation Using Power Save Control

Remark √: Operating

−: Stopped

8.5.2 Control registers

(1) Power save mode register (PSMR)

This is an 8-bit register that controls power save mode. It is effective only when the STB bit of the PSC register is set to 1.

Writing to the PSMR register is executed by the store instruction (ST/SST instruction) and a bit manipulation instruction (SET1/CLR1/NOT1 instruction).

This register can be read/written in 8-bit or 1-bit units.

(2) Command register (PRCMD)

This is an 8-bit register that is used to set protection for write operations to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution. Writing to the first specific register (power save control register (PSC)) is only valid after first writing to the PRCMD register. Because of this, the register value can be overwritten only by the specified sequence, preventing an illegal write operation from being performed.

This register can only be written in 8-bit units. The undefined data is read out if read.

(3) Power save control register (PSC)

This is an 8-bit register that controls the power save function.

If releasing of interrupts are enabled by the setting of the NMIM and INTM bits, the software STOP mode can be released by an interrupt request (except when interrupt servicing is disabled by the interrupt mask registers (IMR0 to IMR3)).

The software STOP mode is specified by the setting of the STB bit.

This register, which is one of the specific registers, is effective only when accessed by a specific sequence during a write operation.

This register can be read/written in 8-bit or 1-bit units.

Be sure to clear bits 7 and 6 to 0. If they are set to 1, the operation is not guaranteed.

Caution It is impossible to set STB bit and NMIM or INTM bit at the same time. Be sure to set STB bit after setting NMIM or INTM bit.

Data is set in the power save control register (PSC) according to the following sequence.

- <1> Set the power save mode register (PSMR) (with the following instructions).
	- Store instruction (ST/SST instruction)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <2> Prepare data in any one of the general-purpose registers to set in the specific register.
- <3> Write arbitrary data to the command register (PRCMD).
- <4> Set the power save control register (PSC) (with the following instructions).
	- Store instruction (ST/SST instruction)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- $<$ 5> Insert the NOP instructions (5 instructions ($<$ 5> to $<$ 9>).

```
[Sample coding]
```

```
<1> ST.B r11, PSMR [r0] ; Set PSMR register
<2> MOV 0x07, r10 ; Prepare data for setting specific register in 
                       arbitrary general-purpose register
<3> ST.B r10, PRCMD [r0] ; Write PRCMD register
<4> ST.B r10, PSC [r0] ; Set PSC register
<5> NOP ; Dummy instruction
<6> NOP ; Dummy instruction
<7> NOP ; Dummy instruction
<8> NOP ; Dummy instruction
<9> NOP ; Dummy instruction
(next instruction) ; Execution routine after software STOP mode and IDLE 
                       mode release
```
No special sequence is required to read the specific register.

- **Cautions 1. A store instruction for the command register does not acknowledge interrupts. This coding is made on assumption that <3> and <4> above are executed by the program with consecutive store instructions. If another instruction is set between <3> and <4>, the above sequence may become in effective when the interrupt is acknowledged by that instruction, and a malfunction of the program may result.**
	- **2. Although the data written to the PRCMD register is dummy data, use the same register as the general-purpose register used in specific register setting (<4>) for writing to the PRCMD register (<3>). The same method should be applied when using a general-purpose register for addressing.**
	- **3. At least 5 NOP instructions must be inserted after executing a store instruction to the PSC register to set software STOP or IDLE mode.**
	- **4. Before executing this processing, complete all DMA transfer operations.**

8.5.3 HALT mode

(1) Setting and operation status

In HALT mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the operation clock of the CPU is stopped. Since the supply of clocks to on-chip peripheral I/O units other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by setting the system to HALT mode while the CPU is idle.

The system is switched to HALT mode by the HALT instruction.

Although program execution stops in HALT mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before HALT mode began. Also, operation continues for all on-chip peripheral I/O units (other than ports) that do not depend on CPU instruction processing. Table 8-2 shows the status of each hardware unit in HALT mode.

Table 8-2. Operation Status in HALT Mode

(2) Release of HALT mode

HALT mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request (INTPn), or $\overline{\text{RESET}}$ pin input (n = 0 to 6, 20 to 25, 30, 31, 100, 101, 110, 111).

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

HALT mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request regardless of the priority. However, if the system is set to HALT mode during an interrupt servicing routine, operation will differ as follows.

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, HALT mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, HALT mode is released and the newly generated interrupt request is acknowledged.

Table 8-3. Operation After HALT Mode Is Released by Interrupt Request

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.5.4 IDLE mode

(1) Setting and operation status

In IDLE mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped which causes the overall system to stop.

When IDLE mode is released, the system can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time or the PLL lockup time need not be secured.

The system is switched to IDLE mode by setting the PSC or PSMR register using a store instruction (ST or SST instruction) or a bit manipulation instruction (SET1, CLR1, or NOT1 instruction) (see **8.5.2 Control registers**).

In IDLE mode, program execution is stopped, and the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before execution stopped. The operation of on-chip peripheral I/O units (excluding ports) also is stopped.

Table 8-4 shows the status of each hardware unit in IDLE mode.

Table 8-4. Operation Status in IDLE Mode

Note NBD cannot be used in IDLE mode.

(2) Release of IDLE mode

IDLE mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request $(INTPn)^{Note}$, or $\overline{\text{RESET}}$ pin input (n = 0 to 6, 20 to 25).

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, the IDLE mode cannot be released.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

The IDLE mode can be released by an interrupt request only when transition to IDLE mode is performed with the INTM and NMIM bits of the PSC register set to 0.

IDLE mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority ($n = 0$ to 6, 20 to 25). The operation after release is as follows.

Caution When the NMIM and INTM bits of the PSC register = 1, the IDLE mode cannot be released by the non-maskable interrupt request signal and unmasked maskable interrupt request signal.

Table 8-5. Operation After IDLE Mode Is Released by Interrupt Request

If the system is set to IDLE mode during a maskable interrupt servicing routine, operation will differ as follows.

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, IDLE mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, IDLE mode is released and the newly generated interrupt request is acknowledged.

If the system is set to IDLE mode during an NMI servicing routine, IDLE mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when IDLE mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction. By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the processing that is started when IDLE mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.
8.5.5 Software STOP mode

(1) Setting and operation status

In software STOP mode, the clock generator (oscillator and PLL synthesizer) is stopped. The overall system is stopped, and ultra-low power consumption is achieved in which only leak current is lost.

The system is switched to software STOP mode by using a store instruction (ST or SST instruction) or bit manipulation instruction (SET1, CLR1, or NOT1 instruction) to set the PSC and PSMR registers (see **8.5.2 Control registers**).

When PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, the oscillator's oscillation stabilization time must be secured after software STOP mode is released.

In both PLL and direct modes, following the release of software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

Although program execution stops in software STOP mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before software STOP mode began. The operation of all on-chip peripheral I/O units (excluding ports) is also stopped.

Table 8-6 shows the status of each hardware unit in software STOP mode.

Table 8-6. Operation Status in Software STOP Mode

- **Notes 1.** When the V_{DD5} value is within the operable range. However, even if it drops below the minimum operable voltage, as long as the data retention voltage VDDDR is maintained, the contents of only the internal RAM will be retained.
	- **2.** NBD cannot be used in software STOP mode.

(2) Release of software STOP mode

Software STOP mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request (INTPn)**Note**, or RESET pin input. Also, to release software STOP mode when PLL mode (CKSEL pin $=$ low level) and resonator connection mode (CESEL bit of CKC register $=$ 0) are used, the oscillator's oscillation stabilization time must be secured ($n = 0$ to 6, 20 to 25).

Moreover, PLL lockup time may be required depending on the program. See **8.4 PLL Lockup** for details.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

The software STOP mode can be released by an interrupt request only when transition to software STOP mode is performed with the INTM and NMIM bits of the PSC register set to 0.

Software STOP mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority ($n = 0$ to 6, 20 to 25). The operation after release is as follows.

Caution When the NMIM and INTM bits of the PSC register = 1, the software STOP mode cannot be released by the non-maskable interrupt request signal and unmasked maskable interrupt request signal.

Release Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status
Non-maskable interrupt request	Branch to handler address	
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction

Table 8-7. Operation After Software STOP Mode Is Released by Interrupt Request

If the system is set to software STOP mode during a maskable interrupt servicing routine, operation will differ as follows.

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, software STOP mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, software STOP mode is released and the newly generated interrupt request is acknowledged.

If the system is set to software STOP mode during an NMI servicing routine, software STOP mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when software STOP mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction.

By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the servicing that is started when software STOP mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, the software STOP mode cannot be released.

8.6 Securing Oscillation Stabilization Time

8.6.1 Oscillation stabilization time security specification

Two specification methods can be used to secure the time from when software STOP mode is released until the stopped oscillator stabilizes.

(1) Securing the time using an on-chip time base counter

Software STOP mode is released when a valid edge is input to the NMI pin or a maskable interrupt request is input (INTPn). When a valid edge is input to the pin causing the start of oscillation, the time base counter (TBC) starts counting, and the time until the clock output from the oscillator stabilizes is secured during that counting time ($n = 0$ to 6, 20 to 25).

Oscillation stabilization time $=$ TBC counting time

After a fixed time, internal system clock output begins, and processing branches to the NMI interrupt or maskable interrupt (INTPn) handler address.

The NMI pin should usually be set to an inactive level (for example, high level when the valid edge is specified as the falling edge) in advance.

Software STOP mode is immediately released if an operation is performed according to NMI valid edge input or maskable interrupt request input (INTPn) timing in which software STOP mode is set until the CPU acknowledges the interrupt.

If direct mode or external clock connection mode (CESEL bit of CKC register = 1) is used, program execution begins after the count time of the time base counter has elapsed.

Also, even if PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, program execution begins after the oscillation stabilization time is secured according to the time base counter.

(2) Securing the time according to the signal level width (RESET pin input)

Software STOP mode is released due to falling edge input to the RESET pin.

The time until the clock output from the oscillator stabilizes is secured according to the low level width of the signal that is input to the pin.

The supply of internal system clocks begins after a rising edge is input to the RESET pin, and processing branches to the handler address used for a system reset.

8.6.2 Time base counter (TBC)

The time base counter (TBC) is used to secure the oscillator's oscillation stabilization time when software STOP mode is released.

When an external clock is connected (CESEL bit of CKC register = 1) or a resonator is connected (PLL mode and CESEL bit of CKC register = 0), the TBC counts the oscillation stabilization time after software STOP mode is released, and program execution begins after the count is completed.

The TBC count clock is selected according to the TBCS bit of the CKC register, and the next counting time can be set.

fxx: Internal system clock

fx: External oscillation frequency

CHAPTER 9 TIMER/COUNTER FUNCTION

9.1 Timer 0

9.1.1 Features (timer 0)

Timers 00, 01 (TM00, TM01) are 16-bit timer/counters that are ideal for controlling high-speed inverters such as motors.

- 3-phase PWM output function PWM mode 0 (symmetric triangular wave) PWM mode 1 (asymmetric triangular wave) PWM mode 2 (sawtooth wave)
- Interrupt culling function Culling ratios (1/1, 1/2, 1/4, 1/8, 1/16)
- Forcible 3-phase PWM output stop function 3-phase PWM output can be forcibly stopped by inputting a signal from external signal input pin ESOn during anomalies.

This function can also be used when the clock is stopped.

• Real-time output function

3-phase PWM output or rectangular wave output can be selected at the desired timing.

• Output of positive phase and negative phase or positive phase and in-phase of 3-phase PWM output

9.1.2 Function overview (timer 0)

- 16-bit timer (TM0n) for 3-phase PWM inverter control: 2 channels
- Compare registers: 4 registers \times 2 channels
- 12-bit dead-time timers (DTMn0 to DTMn2): 3 timers \times 2 channels
- Count clock division selectable by prescaler (set the frequency of the count clock to 40 MHz or less)
- Base clock (fcLK): 2 types (set fcLK to 40 MHz or less) fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

- Interrupt request sources
	- Compare-match interrupt request: 2 types INTCM0n3 generated by CM0n3 match signal
	- Underflow interrupt request: 2 types INTTM0n generated by underflow
- External pulse output (TO0n0 to TO0n5): 6×2 channels

Remark fxx: Internal system clock

 $n = 0, 1$

9.1.3 Basic configuration

The basic configuration is shown below.

(1) Timers 00, 01 (TM00, TM01)

TM0n operates as a 16-bit up/down timer or up timer. The cycle is controlled by compare register 0n3 $(CM0n3)$ (n = 0, 1).

TM0n start/stop is controlled by the TM0CEn bit of timer control register 0n (TMC0n).

Division by the prescaler can be selected for the count clock from among fcLK, fcLK/2, fcLK/4, fcLK/8, fcLK/16, fcLK/32 with the PRM02 to PRM00 bits of the TMC0n register (fcLK: base clock, see 9.1.4 (1) Timer 0 clock **selection register (PRM01)**).

The conditions when TM0n becomes 0000H are as follows.

- Reset input
- TM0CEn bit $= 0$
- TM0n register and compare register 0n3 (CM0n3) match (PWM mode 2 (sawtooth wave) only)
- Immediately after overflow or underflow

The TM0n timer has 3 operation modes, shown in Table 9-1. The operation mode is selected with timer control register 0n (TMC0n).

Table 9-1. Timer 0 Operation Modes

Caution An interrupt does not occur and the operation of timer 0 is not affected even if TM0ICn, CM03ICn, or the interrupt mask flag of the IMR0 register (TM0MKn or CM03MKn) is set (interrupts disabled) as the interrupt source.

Remark $n = 0, 1$

(2) Dead-time timers 00 to 02, 10 to 12 (DTM00 to DTM02, DTM10 to DTM12)

DTMn0 to DTMn2 are dedicated 12-bit down timers that generate dead time suitable for inverter control application. DTMn0 to DTMn2 operate as one-shot timers.

Counting by a dead-time timer is enabled or disabled by the TM0CEDn bit of timer control register 0n (TMC0n) and cannot be controlled by software. Dead-time timer count start and stop is controlled by hardware.

A dead-time timer starts counting down when the value of the dead-time timer reload register n (DTRRn) is transferred in synchronization with the compare match timing of CM0n0 to CM0n2.

When the value of a dead-time timer changes from 000H to FFFH, the dead-time timer generates an underflow signal, and the timer stops at the value FFFH.

If the value of a dead-time timer matches the value of the corresponding compare register before underflow of the dead-time timer takes place, the value of DTRRn is transferred to the dead-time timer again, and the timer starts counting down.

The count clock of the dead-time timer is fixed to the base clock (fcLK), and the dead-time width is (set value of DTRRn $+$ 1)/base clock (fcLK).

If TM0n operates in PWM mode 0, PWM mode 1 with the dead-time timer count operation disabled, an inverted signal without dead time is output to TO0n0 and TO0n1, TO0n2 and TO0n3, and TO0n4 and TO0n5.

(3) Dead-time timer reload registers 0, 1 (DTRR0, DTRR1)

DTRRn register is a 12-bit register used to set the values of the three dead-time timers (DTMn0 to DTMn2 registers) ($n = 0, 1$). However, a value is transferred from the DTRRn register to each dead-time register independently.

DTRRn can be read/written in 16-bit units. All 0s are read for the higher 4 bits when 16-bit read access is performed to the DTRRn register.

Cautions 1. Changing the value of the DTRRn register during TM0n operation (TM0CEn bit of TMC0n register = 1) is prohibited.

 2. Be sure to write 0 to the higher 4 bits.

(4) Compare registers 000 to 002, 010 to 012 (CM000 to CM002, CM010 to CM012)

CM0n0 to CM0n2 are 16-bit registers that always compare their own values with the value of TM0n. If the value of a compare register matches the value of TM0n, the compare register outputs a trigger signal, and changes the contents of the flip-flop (F/F) connected to the compare register. Each of CM0n0 to CM0n2 is provided with a buffer register (BFCMn0 to BFCMn2), so that the contents of the buffer are transferred to CM0n0 to CM0n2 at the next transfer timing. Transfer is enabled or disabled by the BFTEN bit of the TMC0n register.

(5) Compare registers 003, 013 (CM003, CM013)

CM0n3 is a 16-bit register that always compare its value with the value of TM0n. If the values match, CM0n3 outputs an interrupt signal (INTCM0n3). CM0n3 controls the maximum count value of TM0n, and if the values match, it performs the following operations at the next timer count clock.

CM0n3 also has a buffer register (BFCMn3) and transfers the buffer contents at the timing of the next transfer to CM0n3. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register.

(6) Buffer registers CM00 to CM02, CM10 to CM12 (BFCM00 to BFCM02, BFCM10 to BFCM12)

BFCMn0 to BFCMn2 are 16-bit registers that transfer data to the compare register (CM0n0 to CM0n2) corresponding to each buffer register when an interrupt signal (INTCM0n3/INTTM0n) is generated. BFCMn0 to BFCMn2 can be read/written in 16-bit units.

- **Caution The set values of the BFCMn0 to BFCMn2 registers are transferred to the CM0n0 to CM0n2 registers in the following timing (n = 0, 1).**
	- • **When TM0CEn bit of TMC0n register = 0: Transfer at next operation timing after writing to BFCMn0 to BFCMn2 registers**
	- • **When TM0CEn bit of TMC0n register = 1: Value of BFCMn0 to BFCMn2 registers is transferred to CM0n0 to CM0n2 registers upon occurrence of INTTM0n or INTCM0n3. At this time, transfer enable or disable is controlled by the BFTEN bit of the timer control register (TMC0n).**

(7) Buffer registers CM03, CM13 (BFCM03, BFCM13)

BFCMn3 is a 16-bit register that transfers data to the compare register at any timing. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register.

BFCMn3 can be read/written in 16-bit units.

- **Cautions 1. The set value of the BFCMn3 register is transferred to the CM0n3 register in the** following timing $(n = 0, 1)$.
	- • **When TM0CEn bit of TMC0n register = 0: Transfer at next operation timing after writing to BFCMn3 register**
	- • **When TM0CEn bit of TMC0n register = 1: Value of BFCMn3 register is transferred to CM0n3 register upon occurrence of INTTM0n. At this time, transfer enable or disable is controlled by the BFTE3 bit of the timer control register (TMC0n).**
	- **2. Setting the BFCMn3 register to 0000H is prohibited.**

9.1.4 Control registers

(1) Timer 0 clock selection register (PRM01)

The PRM01 register is used to select the base clock (fcLK) of timer 0 (TM0n). It can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using the timer.

(2) Timer control registers 00, 01 (TMC00, TMC01)

TMC0n register is a 16-bit register that sets the operation of timer 0 (TM0n).

The TMC0n register can be read/written in 16-bit units.

If the higher 8 bits of the TMC0n register are used as the TMC0nH register and the lower 8 bits as the TMC0nL register, the register can be read/written in 8-bit or 1-bit units.

Caution To operate timer 0, first set TM0CEn = 0 and then set TM0CEn = 1.

Remark $n = 0, 1$

(2/4)

Remark $n = 0, 1$

(3/4)

(4/4)

Figure 9-4. Specification of INTTM0n Interrupt During PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave) (MOD01, MOD00 Bits of TMC0n Register = 0n)

Figure 9-5. Interrupt Culling Processing

Figure 9-6. Interrupt Culling Ratio Change Timing (Relationship Between STINTn Bit Setting and CUL Bit Change): PWM Mode 1 (Asymmetric Triangular Wave)

(3) Timer unit control registers 00, 01 (TUC00, TUC01)

TUC0n register is an 8-bit register that controls TO0n0 to TO0n5 outputs. TUC0n can be read/written in 8-bit or 1-bit units. However, bit 0 is read-only.

(4) Timer output mode registers 0, 1 (TOMR0, TOMR1)

The TOMRn register controls timer output from the TO0n0 to TO0n5 pins.

To prevent abnormal output from pins TO0n0 to TO0n5 due to illegal access, data write to the TOMRn register consists of the following two sequences.

- (a) Write access to the TOMR write enable register (SPECn), followed by
- (b) Write access to the TOMRn register

Write is not enabled hardware-wise unless these two sequences are implemented. TOMRn can be read/written in 8-bit units.

- **Caution When interrupt requests are generated during write access to the TOMRn register (after write access to the SPECn register and prior to write to the TOMRn register), write processing to the TOMRn register may not be performed normally if access to other addresses is performed using the internal bus during servicing of these interrupts. Add one of the following processing items during the TOMRn register write routine.**
	- • **Prior to write access to the TOMRn register, disable acknowledge of all interrupts of CPU.**
	- • **Following write access to the TOMRn register, check that write was performed normally.**

 $(1/2)$

(2/2)

Examples of the output waveforms of TO000 and TO001 when the higher 4 bits (ALVTO, ALVUB, ALVVB, and ALVWB) of the TOMRn register are set in PWM mode 0 (symmetric triangular waves) are shown below.

Data setting to timer output mode registers 0, 1 (TOMR0, TOMR1) is done in the following sequence.

- <1> Prepare the data to be set to timer output mode registers 0, 1 (TOMR0, TOMR1) in a general-purpose register.
- <2> Write data to the TOMR write enable registers 0, 1 (SEPC0, SPEC1).
- <3> Set timer output mode registers 0, 1 (TOMR0, TOMR1) (performed with the following instructions).
	- Store instruction (ST/SST instructions)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instructions)

[Description example] <1> MOV 0x04, r10 <2> ST.B r10, SPECn [r0] <3> ST.B r10, TOMRn [r0]

Remark $n = 0, 1$

To read the TOMRn register, no special sequence is required.

- **Cautions 1. Disable interrupts between SPECn issue (<2>) and TOMRn register write that immediately follows (<3>).**
	- **2. The data written to the SPECn register is dummy data; use the same register as the generalpurpose register used to set the TOMRn register (<3> in the above example) for SPECn register write (<2> in the above example). The same applies when using a general-purpose register for addressing.**
	- **3. Do not write to the SPECn register or TOMRn register via DMA transfer.**

(5) PWM output enable registers 0, 1 (POER0, POER1)

The POERn register is used to make the external pulse output (TO0n0 to TO0n5) status inactive by software. POERn can be read/written in 8-bit or 1-bit units.

(6) PWM software timing output registers 0, 1 (PSTO0, PSTO1)

The PSTOn register is used to perform settings to output the desired waveforms to the external pulse output pins (TO0n0 to TO0n5) by software.

PSTOn can be read/written in 8-bit or 1-bit units.

Cautions 1. When the value of the TORTOn bit has been changed from 0 to 1 during timer output (setting changed to software output), the timing is delayed by the dead-time portion when the output level differs from the timer output signal during output due to the settings of the UPORTn, VPORTn, and WPORTn bits. When the output level is the same as the timer output signal during output due to the

settings of the UPORTn, VPORTn, and WPORTn bits, output is performed maintaining the same output level.

 2. If software output is enabled (TORTOn bit = 1), the INTTM0n and INTCM0n3 interrupts and TO0n0 to TO0n5 output statuses are as follows during TM0n operation (TM0CEn bit = 1).

 INTTM0n and INTCM0n3 interrupts: Continue occurring at each timing in accordance with timer and compare operations. TO0n0 to TO0n5 outputs: Software output has priority.

- **3. If the TORTOn bit is changed from 1 to 0 during TM0n operation (TM0CEn bit = 1), the software output state is retained for the TO0n0 to TO0n5 outputs until one of the set/reset condition of the flip-flop for the TO0n0 to TO0n5 outputs shown in (a) below is generated.**
	- **(a) Set/reset conditions of flip-flop for TO0n0 to TO0n5 outputs**

Remark $n = 0, 1$

 4. If the same value is written to the UPORTn (VPORTn, WPORTn) bit when TORTOn = 1, the TO0n0 and TO0n1 outputs (TO0n2 and TO0n3, TO0n4 and TO0n5) are not changed.

Remark $n = 0, 1$

 ALVTO bit: Bit 7 of the TOMRn register ALVUB bit: Bit 6 of the TOMRn register ALVVB bit: Bit 5 of the TOMRn register

(2/2)

The TO0n0 to TO0n5 pins can be set to timer output by a match between TM0n and the compare register or to software output using the PSTOn register (TORTOn bit = 1). Software output has the priority over timer output.

Consequently, when the setting changes from TM0CEn = 1 (timer operation enabled), TORTOn = 1 (software output enabled) to TM0CEn = 1 (timer operation enabled), TORTOn = 0 (software output disabled), the TO0n0 to TO0n5 pins continue to perform software output until the occurrence of the first F/F set/reset due to a match between TM0n and the compare register after the TORTOn bit setting changes.

The relationship between the settings of the TORTOn and TM0CEn bits when $ALVTO = 1$ and the output of TO0n0 (positive phase side) is shown on the following pages (the negative phase side (TO0n1, TO0n3, and TO0n5) is dependent on the ALVUB, ALVVB, and ALVWB bits, so refer to the explanations of each of these bits).

If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 1 in the P1 period in Figure 9-9 above, the F/F continues to hold the TORTOn bit setting of "1" until the T1 timing.

However, because the F/F is reset at the T1 timing (by a compare match of TM0n during counting down), the TO0n0 output changes from 1 to 0.

If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 0 in the P1 period in Figure 9- 10 above, the F/F continues to hold the TORTOn bit setting of "0" until the T2 timing.

However, because the F/F is set at the T2 timing (by a compare match of TM0n during counting up), the TO0n0 output changes from 1 to 0.

Note that TO0n0 to TO0n5 output will stop if the TORTOn bit setting is changed from 1 to 0 while the TM0CEn bit is 0.

Figure 9-11. When UPORTn = 0 Is Set Immediately Before TORTOn = 1

If the setting of the TORTOn bit changes from 0 to 1 while the UPORTn bit is set to 0 during TM0n operation $(TMOCEn = 1)$, the TO0n0 output changes from 1 to 0 because the F/F is reset at the T3 timing.

Examples of the software output waveforms of TO000 and TO001 based on the settings of the TORTOn, UPORTn, VPORTn, and WPORTn bits are shown on the following pages.

The following table shows the output status of external pulse output (in the case of TO0n0).

Table 9-2. Output Status of External Pulse Output (In Case of TO0n0)

OE00n Bit	TORTOn, UPORTn Bits	TMOCEn Bit	TO0n0
	0/1	0/1	High impedance
	0	0	High impedance
			Timer output
		0/1	Output by UPORTn bit

Remarks 1. OE00n bit: Bit 0 of POERn register TORTOn bit: Bit 7 of PSTOn register UPORTn bit: Bit 2 of PSTOn register TM0CEn bit: Bit 15 of TMC0n register

2. $n = 0, 1$

(7) TOMR write enable registers 0, 1 (SPEC0, SPEC1)

The SPECn register enables write to the TOMRn register. Unless write to the TOMRn register is performed following immediately after write to the SPECn register (any data can be written), write processing to the TOMRn register is not performed normally. Normally, 0000H is read. The SPECn register can be read/written in 16-bit units.

Remark $n = 0, 1$

9.1.5 Operation

Remarks 1. In the description of the operation in 9.1.5, it is assumed that each bit that affects the output of TO0n0 to TO0n5 is set as follows.

 $ALVTO = 1$, $ALVUB = 0$, $ALVVB = 0$, $ALVWB = 0$, $TORTON = 0$

2. F/F mentioned in 9.1.5 is a flip-flop that controls output of the TO0n0 to TO0n5 pins.

(1) Basic operation

Timer 0 (TM0n) is a 16-bit interval timer that operates as an up/down timer or as an up timer. The cycle is controlled by compare register 0n3 (CM0n3) ($n = 0, 1$).

All TM0n bits are cleared (0) by $\overline{\text{RESET}}$ input and count operation is stopped.

Count operation enable/disable is controlled by the TM0CEn bit of timer control register 0n (TMC0n). The count operation is started by setting the TM0CEn bit to 1 by software. Resetting the TM0CEn bit to 0 clears TM0n and stops the count operation.

When the value of compare register 0n3 (CM0n3) set beforehand and the value of the TM0n counter match, a match interrupt (INTCM0n3) is generated.

The count clock to TM0n can be selected from among 6 internal clocks with the TMC0n register. If the TM0n has been set as an up/down timer, an underflow interrupt (INTTM0n) is generated when TM0n becomes 0000H during counting down.

The TM0n has the following three operation modes, which are selected with timer control register 0n (TMC0n).

- PWM mode 0: Triangular wave modulation (Right-left symmetric waveform control)
- PWM mode 1: Triangular wave modulation (Right-left asymmetric waveform control)
- PWM mode 2: Sawtooth wave modulation control

TMC0n Register		Operation Mode	TM0n	Timer Clear	Interrupt	BFCMn3 \rightarrow	BFCMn0 to
MOD01	MOD00		Operation	Source	Source	CM _{0n3} Timing	$BFCMn2 \rightarrow CM0n0$ to CM0n2 Timing
Ω	0	PWM mode 0 (symmetric triangular wave)	Up/down		INTTMOn INTCM0n3	INTTMOn	INTTMOn
Ω		PWM mode 1 (asymmetric triangular wave)	Up/down		INTTM0n INTCM0n3	INTTM0n	INTTM0n INTCM0n3
	0	PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM0n3	INTCM0n3	INTCM0n3
		Setting prohibited					

Table 9-3. Timer 0 (TM0n) Operation Modes

Caution Changing bits MOD01, MOD00 during TM0n operation (TM0CEn = 1) is prohibited.

Remark $n = 0, 1$

The various operation modes are described below.

(2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 0 (symmetric triangular wave) with bits MOD01 and MOD00 of the TMC0n register. Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register ($n = 0, 1$).
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
	- (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
	- (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
		- PWM cycle = BFCMn3 value \times 2 \times TM0n count clock (The TM0n count clock is set with the TMC0n register.)
	- (iii) Set the dead-time width in DTRRn.
		- Dead-time width = $(DTRRn + 1)/fCLK$ fcLK: Base clock
	- (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Cautions 1. Setting CM0n3 to 0000H is prohibited.

- **2. Setting BFCMnx > BFCMn3 is prohibited when the TM0CEn bit of the TMC0n register = 0** because output of the TO0n0 to TO0n5 pins is inverted from the setting $(x = 0$ to 2). In **addition, setting BFCMnx > BFCMn3 is also prohibited when the TM0CEn bit of the TMC0n register = 1 and the CM0nx register = 0.**
- **Remark** The TM0CEn bit of the TMC0n register indicates transfer operation under the following conditions.
	- When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2 registers is performed at the next base clock (fcLK) after writing to registers BFCMn0 to BFCMn2.
	- When TM0CEn bit of TMC0n register is 1 The value of the BFCMn0 to BFCMn2 registers is transferred to the CM0n0 to CM0n2 registers upon occurrence of the INTTM0n interrupt. Transfer enable/disable at this time is controlled by bit BFTEN of the TMC0n register.

[Operation]

In PWM mode 0, TM0n performs count up/down operation. When TM0n = 0000H during counting down, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during counting up, a match interrupt $(INTCMOn3)$ is generated $(n = 0, 1)$.

Switching from counting up to counting down is performed when TM0n and CM0n3 match (INTCM0n3), and switching from counting down to counting up is performed when TM0n underflow occurs after TM0n becomes 0000H.

The PWM cycle in this mode is (BFCMn3 value \times 2 \times TM0n count clock). Concerning setting of data to BFCMn3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTTM0n interrupt. Furthermore, software processing is started up and calculation performed, and set/reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n count up operation
- Reset: CM0n0 to CM0n2 match detection during TM0n count down operation

In this mode, the F/F set/reset timing is performed in the same timing (right-left symmetric control). The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and counting down is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by an interrupt (INTTM0n) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

[Output waveform width in respect to set value]

- PWM cycle = BFCMn3 \times 2 \times T tmon
- Dead-time width $T_{Dnm} = (DTRRn + 1)/f_{CLK}$
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
	- $=$ { (CM0n3 CM0nXup) + (CM0n3 CM0nXdown) } \times T tMon T Dnm
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)

 $= (CM0nX_{down} + CM0nX_{up}) \times T_{TM0n} - T_{Dim}$

• In this mode, $CMOnX_{up} = CMOnX_{down}$ (However, within the same PWM cycle). Since CM0n X_{up} and CM0n X_{down} in the negative phase formula are prepared in a separate PWM cycle, $CMOnX_{up} \neq CMON$ down.

fcLK: Base clock T_{TM0n}: TM0n count clock CM0nXup: Set value of CM0n0 to CM0n2 while TM0n is counting up CM0nXdown: Set value of CM0n0 to CM0n2 while TM0n is counting down

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

• TO0n0, TO0n2, TO0n4... When low active \rightarrow High level When high active \rightarrow Low level • TO0n1, TO0n3, TO0n5... When low active \rightarrow Low level When high active \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remark $m = 0$ to 2 $n = 0, 1$

Figure 9-15. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave)

- and transfer from BFCMn3 to CM0n3, or from BFCMnx to CM0nx is enabled. Transfer is not performed when $BFTE3 = 0$ or $BFTEN = 0$.
	- **2.** $n = 0, 1$
	- **3.** $x = 0$ to 2
	- **4.** t: Dead time = (DTRRn + 1)/fcLK (fcLK: Base clock)
	- **5.** To not use dead time, set the TM0CEDn bit of the TMC0n register to 1.
	- **6.** The above figure shows an active high case.

Figure 9-16. Overall Operation Image of PWM Mode 0 (Symmetric Triangular Wave)

Next, an example of the operation timing, which depends on the values set to CM0n0 to CM0n2 (BFCMn0 to BFCMn2) is shown.

(a) When CM0nx (BFCMnx) ≥ **CM0n3 is set**

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0nx = CM0n3 is set, matching of TM0n and CM0nx is detected during counting down by TM0n, so that the F/F remains reset as is, and does not get set.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When CM0nx (BFCMnx) = 0000H is set

Since TM0n = $CMOnx = 0000H$ match is detected during counting up by TM0n, the F/F is just set and does not get reset. Even when the setting value is 0000H, F/F is changed in the cycle during which transfer is performed from BFCMnx to CM0nx similarly to when the setting value is other than 0000H. Figure 9-19 shows the change timing from the 100% duty state.

Figure 9-19. Change Timing from 100% Duty State (PWM Mode 0)

(3) PWM mode 1: Triangular wave modulation (right-left asymmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 1 (asymmetric triangular wave) with bits MOD01 and MOD00 of the TMC0n register. Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register ($n = 0, 1$).
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
	- (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
	- (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
		- PWM cycle = BFCMn3 value \times 2 \times TM0n count clock (The TM0n count clock is set with the TMC0n register.)
	- (iii) Set the dead-time width in DTRRn.
		- Dead-time width = $(DTRRn + 1)/fCLK$ fcLK: Base clock
	- (iv) Set the set timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Caution Setting CM0n3 to 0000H is prohibited.

Remark The TM0CEn bit of the TMC0n register indicates transfer operation under the following conditions.

- When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2 registers is performed at the next base clock (fcLK) after writing to registers BFCMn0 to BFCMn2.
- When TM0CEn bit of TMC0n register is 1 The value of the BFCMn0 to BFCMn2 registers is transferred to the CM0n0 to CM0n2 registers upon occurrence of the INTTM0n or INTCM0n3 interrupt. Transfer enable/disable at this time is controlled by bit BFTEN of the TMC0n register.

[Operation]

In PWM mode 1, TM0n performs count up/down operation. When TM0n = 0000H during counting down, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during counting up, a match interrupt $(INTCMOn3)$ is generated $(n = 0, 1)$.

Switching from counting up to counting down is performed when TM0n and CM0n3 match (INTCM0n3), and switching from counting down to counting up is performed by INTTM0n.

The PWM cycle in this mode is (BFCMn3 value \times 2 \times TM0n count clock). Concerning setting of data to BFCMn3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTTM0n and INTCM0n3 (TM0n and CM0n3 match interrupts). Furthermore, software processing is started up and calculation performed, and the set/reset timing of the F/F after a half cycle is set in BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n count up operation
- Reset: CM0n0 to CM0n2 match detection during TM0n count down operation

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and counting down is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by two interrupts (INTTM0n and INTCM0n3) that occur during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used after a half cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

The difference between right-left symmetric waveform control and control in this mode (right-left asymmetric waveform control) is that BFCMn0 to BFCMn2 are transferred to CM0n0 to CM0n2, and that the interrupt signals that start software processing consist just of INTTM0n (generated once per PWM cycle) in the case of right-left symmetric waveform control, and INTTM0n and INTCM0n3 (generated twice per PWM cycle, or once per half cycle) in the case of right-left asymmetric waveform control.

[Output waveform width in respect to set value]

- PWM cycle = BFCMn3 \times 2 \times T tmon
- Dead-time width $T_{Dnm} = (DTRRn + 1)/f_{CLK}$
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
	- $= \{ (CM0n3 CM0nX_{up}) + (CM0n3 CM0nX_{down}) \} \times T_{TM0n} T_{Dnm}$
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)

 $= (CM0nX_{down} + CM0nX_{up}) \times T_{TM0n} - T_{Dnm}$

fcLK: Base clock T_{TM0n}: TM0n count clock CM0nXup: Set value of CM0n0 to CM0n2 while TM0n is counting up CM0nXdown: Set value of CM0n0 to CM0n2 while TM0n is counting down

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remark $m = 0$ to 2 $n = 0, 1$

Figure 9-20. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave)

- **5.** To not use dead time, set the TM0CEDn bit of the TMC0n register to 1.
- **6.** The above figure shows an active high case.

1

Figure 9-21. Overall Operation Image of PWM Mode 1 (Asymmetric Triangular Wave)

(a) When BFCMnx ≥ **CM0n3 is set in software processing started by INTCM0n3**

Figure 9-22. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx ≥ **CM0n3)**

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0nx = CM0n3 is set, matching of TM0n and CM0nx is detected during counting down by TM0n, so that the F/F remains reset as is, and does not get set.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When BFCMnx > CM0n3 is set in software processing started by INTTM0n

Figure 9-23. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx > CM0n3)

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

Figure 9-24 shows the change timing from the 100% duty state.

Figure 9-24. Change Timing from 100% Duty State (PWM Mode 1)

(c) When BFCMnx = 0000H is set in software processing started by INTCM0n3

Figure 9-25. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (1)

Since TM0n = $CM0nx = 0000H$ match is detected during counting up by TM0n, the F/F is just set and does not get reset. Moreover, the F/F gets set upon match detection in the cycle when 0000H is transferred to CM0nx by INTTM0n interrupt.

Figure 9-26 shows the change timing from the 100% duty state.

Figure 9-26. Change Timing from 100% Duty State (1) (PWM Mode 1)

(d) When BFCMnx = 0000H is set in software processing started by INTTM0n

Figure 9-27. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (2)

Since TM0n = CM0nx = 0000H match is detected during counting up by TM0n, the F/F is just set and does not get reset. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same. Figure 9-28 shows the change timing from the 100% duty state.

Figure 9-28. Change Timing from 100% Duty State (2) (PWM Mode 1)

(e) When BFCMnx = CM0n3 is set in software processing started by INTTM0n

Figure 9-29. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = CM0n3)

Since TM0n and CM0nx match is detected during count down of TM0n when BFCMnx = CM0n3 has been set, the F/F remains reset as is and does not get set. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. Moreover, the timing of matching with TM0n with CM0nx = CM0n3 is the cycle when transfer is performed from BFCMnx to CM0nx by INTCM0n3.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(4) PWM mode 2: Sawtooth wave modulation

[Setting procedure]

- (a) Set PWM mode 2 (sawtooth wave) with bits MOD01 and MOD00 of the TMC0n register. Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register.
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
	- (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
	- (ii) Set the cycle width of the PWM cycle in BFCMn3.
		- PWM cycle = $(BFCMn3 value + 1) \times TM0n$ count clock (The TM0n count clock is set with the TMC0n register.)
	- (iii) Set the dead-time width in DTRRn.
		- Dead-time width = $(DTRRn + 1)/fCLK$ fcLK: Base clock
	- (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCM0n0 to BFCM0n2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Caution Setting CM0n3 to 0000H is prohibited.

[Operation]

In PWM mode 2, TM0n performs count up operation, and when it matches the value of CM0n3, match interrupt INTCM0n3 is generated and TM0n is cleared $(n = 0, 1)$.

The PWM cycle in this mode is ((BFCMn3 value $+1$) \times TM0n count clock). Concerning setting of data to CM0n3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTCM0n3 interrupt. Furthermore, calculation is performed by software processing started by INTCM0n3, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTCM0n3 interrupt. Furthermore, software processing is started up and calculation performed, and reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: TM0n and CM0n3 match detection and rising edge of TM0CEn bit of TMC0n register
- Reset: TM0n and CM0n0 to CM0n2 match detection

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and counting down is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by an interrupt (INTCM0n3) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

[Output waveform width in respect to set value]

- PWM cycle = $(BFCMn3 + 1) \times TTM0n$
- Dead-time width $T_{Dnm} = (DTRRn + 1)/f_{CLK}$
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins) $= (CM0nX + 1) \times TtM0n - TDnm$
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)
	- $= (CMOn3 CMOnX) \times T_{TMOn} T_{Dim}$

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remark $m = 0$ to 2 $n = 0, 1$

Figure 9-30. Operation Timing in PWM Mode 2 (Sawtooth Wave)

Figure 9-31 shows the overall operation image.

Since the F/F is set at the rising edge of the TM0CEn bit of the TMC0n register in the first cycle, the PWM signal can be output.

(a) When BFCMnx > CM0n3 is set

Figure 9-32. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx > CM0n3)

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. Since TM0n and CM0nx match does not occur, the F/F does not get reset. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

Figure 9-33 shows the change timing from the 100% duty state.

The timing at which the F/F is reset is upon occurrence of match with CM0nx as normal.

(b) When BFCMnx = CM0n3 is set

If match signal INTCM0n3 for TM0n and CM0n3 and the match signal for TM0n and CM0nx conflict, reset of the F/F takes precedence, so that the F/F does not get set following match of CM0nx (= CM0n3) with TM0n.

(c) When BFCMnx = 0000H is set

Figure 9-35. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = 0000H)

If CM0nx = 0000H has been set, the output waveform resulting from the TM0n count clock rate and the DTRRn set value differ.

(d) When BFCMnx = 0000H is set while DTMnx = 000H or TM0CEDn bit = 1

A pulse equivalent to one count clock of the timer is output.

(e) When BFCMnx = CM0n3 = a is set

 Figure 9-38. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = CM0n3 = a) (When DTRRn = 0000H, TM0CEDn Bit of TMC0n Register = 1, ALVTO Bit of TOMRn Register = 0 (PWM Driving, Active Level = Low) Are Set)

9.1.6 Operation timing

(1) TM0CEn bit write and TM0n timer operation timing

Figure 9-39 shows the timing from write of the TM0CEn bit of the TMC0n register until the TM0n timer starts operating.

(2) Interrupt generation timing

The interrupt generation timing with the count clock setting (PRM02 to PRM00 bits of the TMC0n register) to TM0n in the various modes is described below.

Figure 9-40. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)

Figure 9-41. Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave)

(3) Relationship between interrupt generation and STINTn bit of TMC0n register

The interrupt generation timing for the setting of the STINTn bit of the TMC0n register and the interrupt culling ratio setting (bits CUL02 to CUL00) in the various modes is described below.

If, to realize the INTTM0n and INTCM0n3 interrupt culling function for TM0n, bits CUL02 to CUL00 of the TMC0n register are set for a culling ratio other than 1/1, and count operation is started, the interrupt output order differs according to the setting of the STINTn bit when counting starts.

Figure 9-42. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave): In Case of Interrupt Culling Ratio of 1/1

(4) TO0n0 to TO0n5 output timing

 Figure 9-46. TO0n0 to TO0n5 Output Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)

Figure 9-47. TO0n0 to TO0n5 Output Timing in PWM Mode 2 (Sawtooth Wave)

9.2 Timer 1

9.2.1 Features (timer 1)

Timers 10, 11 (TM10, TM11) are 16-bit up/down counters that perform the following operations.

- General-purpose timer mode (See **9.2.5 (1) Operation in general-purpose timer mode**.) Free-running timer PWM output
- Up/down counter mode (See **9.2.5 (2) Operation in UDC mode**.) UDC mode A (mode 1, mode 2, mode 3, mode 4) UDC mode B (mode 1, mode 2, mode 3, mode 4)

9.2.2 Function overview (timer 1)

- 16-bit 2-phase encoder input up/down counter & general-purpose timer (TM1n): 2 channels
- Compare register: 2×2 channels
- Capture/compare register: 2×2 channels
- Interrupt request source
	- Capture/compare match interrupt: 2 types \times 2 channels
	- Compare match interrupt request: 2 types \times 2 channels
- Capture request signal: 2 types \times 2 channels
	- The TM1n value can be latched using the valid edge of the INTP1n0, INTP1n1 pins corresponding to the capture/compare register as the capture trigger.
- Count clocks selectable through division by prescaler (set the frequency of the count clock to 8 MHz or less)
- Base clock (fcLK): 2 types (set fcLK to 16 MHz or less) fxx/2 and fxx/4 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

- PWM output function
	- In the general-purpose timer mode, 16-bit resolution PWM output can be output from the TO1n pin.
- Timer clear

The following timer clear operations are performed according to the mode that is used.

- (a) General-purpose timer mode: Timer clear operation is possible upon occurrence of match with CM1n0 set value.
- (b) Up/down counter mode: The timer clear operation can be selected from among the following four conditions.
	- (i) Timer clear performed upon occurrence of match with CM1n0 set value during TM1n count up operation, and timer clear performed upon occurrence of match with CM1n1 set value during TM1n count down operation.
	- (ii) Timer clear performed only by external input.
	- (iii) Timer clear performed upon occurrence of match between TM1n count value and CM1n0 set value.
	- (iv) Timer clear performed upon occurrence of external input and match between TM1n count value and CM1n0 set value.
- External pulse output (TO1n): 1×2 channels

Remark fxx: Internal system clock

 $n = 0, 1$

9.2.3 Basic configuration

The basic configuration is shown below.

Timer	Count Clock Note 1 Note 2		Register	Read/Write	Generated Interrupt Signal	Capture Trigger
Timer 1	$f_{\text{XX}}/4$, $f_{\text{XX}}/8$, f _{xx} $/16$, f _{xx} $/32$, f _{xx} /64, $f_{\text{XX}}/128$, $f_{XX}/256$	$f_{\text{XX}}/8$, f _{xx} $/16$, f _{xx} $/32$, f _{xx} /64, $f_{XX}/128$, $f_{\text{XX}}/256$, $f_{\text{XX}}/512$	TM10 CM100 CM101 CC100 CC101 TM11 CM110 CM111 CC110 CC111	Read/write Read/write Read/write Read/write Read/write Read/write Read/write Read/write Read/write Read/write	INTCM100 INTCM101 INTCC100 INTCC101 INTCM110 INTCM111 INTCC110 INTCC111	INTP100 INTP100 or INTP101 INTP110 INTP110 or INTP111

Table 9-4. Timer 1 Configuration List

Notes 1. When fxx/2 is selected as the base clock to TM1n.

2. When fxx/4 is selected as the base clock to TM1n.

Remark fxx: Internal system clock

Figure 9-48 shows the block diagram of timer 1.

Figure 9-48. Block Diagram of Timer 1

- **2.** fxx: Internal system clock
- **3.** fcLK: Base clock (16 MHz (MAX.))

(1) Timers 10, 11 (TM10, TM11)

TM1n is a general-purpose timer (in general-purpose mode) and 2-phase encoder input up/down counter (in UDC mode).

This timer counts up in the general-purpose timer mode and counts up/down in the UDC mode. TM1n can be read/written in 16-bit units.

- **Cautions 1. Write to TM1n is enabled only when the TM1CEn bit of the TMC1n register is "0" (count operation disabled).**
	- **2. Continuous reading of TM1n is prohibited. If TM1n is continuously read, the second read value may differ from the actual value. If TM1n must be read twice, be sure to read another register between the first and the second read operation.**

 3. Writing the same value to the TM1n, CC1n0, and CC1n1 registers, and the STATUSn register is prohibited. Writing the same value to the CCRn, TUMn, TMC1n, SESA1n, and PRM1n registers, and CM1n0 and CM1n1 registers is permitted (writing the same value is guaranteed even during a count operation).

TM1n start and stop is controlled by the TM1CEn bit of timer control register 1n (TMC1n). The TM1n operation consists of the following two modes.

(a) General-purpose timer mode

In the general-purpose timer mode, TM1n operates as a 16-bit interval timer, free-running timer, or for PWM output.

Counting is performed based on the clock selected by software.

Division by the prescaler can be selected for the count clock from among $fcLK/2$, $fcLK/4$, $fcLK/8$, $fcLK/16$, fcLK/32, fcLK/64, or fcLK/128 with bits PRM12 to PRM10 of prescaler mode register 1n (PRM1n). (fcLK: base clock, refer to **9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)**).

(b) Up/down counter mode (UDC mode)

In the UDC mode, TM1n functions as a 16-bit up/down counter, counting based on the TCUD1n and TIUD1n input signals.

This mode is divided into the UDC mode A and UDC mode B, depending on the condition of clearing TM1n.

The conditions for clearing the TM1n are classified as follows depending on the operation mode.

Operation Mode	TUMn Register		TMC1n Register			TM1n Clear
	CMD Bit	MSEL Bit	ENMD Bit	CLR1 Bit	CLR ₀ Bit	
General-purpose	0	0	0	\times	\times	Clearing not performed (free-running timer)
timer mode			1	\times	\times	Cleared upon match with CM1n0 set value
UDC mode A		Ω	\times	0	0	Cleared only by TCLR1n input
			\times	0		Cleared upon match with CM1n0 set value during count up operation
			\times		Ω	Cleared by TCLR1n input or upon match with CM1n0 set value during count up operation
			\times	1		Clearing not performed
UDC mode B			\times	\times	\times	Cleared upon match with CM1n0 set value during count up operation or upon match with CM1n1 set value during count down operation
Settings other than the above				Setting prohibited		

Table 9-5. Timer 1 (TM1n) Clear Conditions

Remarks 1. $n = 0, 1$

2. ×: Indicates that the set value of that bit is ignored.

9.2.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (fcLK) of timer 1 (TM1n) and timer 2 (TM2n). This register can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using the timers 1 and 2.

 $n = 0, 1$

(2) Timer unit mode registers 0, 1 (TUM0, TUM1)

The TUMn register is an 8-bit register used to specify the TM1n operation mode or to control the operation of the PWM output pin.

TUMn can be read/written in 8-bit or 1-bit units.

Cautions 1. Changing the value of the TUMn register during TM1n operation (TM1CEn bit of TMCn register = 1) is prohibited.

 2. When the CMD bit = 0 (general-purpose timer mode), setting MSEL bit = 1 (UDC mode B) is prohibited.

(3) Timer control registers 10, 11 (TMC10, TMC11)

The TMC1n register is used to enable/disable TM1n operation and to set transfer and timer clear operations. TMC1n can be read/written in 8-bit or 1-bit units.

Caution Changing the value of bits of the TMC1n register other than the TM1CEn bit during TM1n operation (TM1CEn bit = 1) is prohibited.

(2/2)

(4) Capture/compare control registers 0, 1 (CCR0, CCR1)

The CCRn register specifies the operation mode of the capture/compare registers (CC1n0, CC1n1). CCRn can be read/written in 8-bit or 1-bit units.

Caution Overwriting the CCRn register during TM1n operation (TM1CEn bit = 1) is prohibited.

(5) Signal edge selection registers 10, 11 (SESA10, SESA11)

The SESA1n register is used to specify the valid edge of external interrupt requests from external pins (INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11). The correspondences between each register and the external interrupt requests it controls are as follows.

- SESA10: TIUD10, TCUD10, TCLR10, INTP100, INTP101
- SESA11: TIUD11, TCUD11, TCLR11, INTP110, INTP111

The valid edge (rising edge, falling edge, or both edges) can be specified independently for each pin. SESA1n can be read/written in 8-bit or 1-bit units.

- **Cautions 1. Changing the values of the SESA1n register bits during TM1n operation (TM1CEn bit = 1) is prohibited.**
	- **2. Be sure to set (to 1) the TM1CEn bit of timer control registers 10, 11 (TMC10, TMC11) even when timer 1 is not used and the TCUD10/INTP100, TCLR10/INTP101, TCUD11/INTP110, and TCLR11/INTP111 pins are used as INTP100, INTP101, INTP110, and INTP111.**

Remark $n = 0, 1$

(2/2)

(6) Prescaler mode registers 10, 11 (PRM10, PRM11)

The PRM1n register is used to perform the following selections.

- Selection of count clock in the general-purpose timer mode (CMD bit of TUMn register $= 0$)
- Selection of count operation mode in the UDC mode (CMD bit $= 1$)

PRM1n can be read/written in 8-bit or 1-bit units.

Cautions 1. Overwriting the PRM1n register during TM1n operation (TM1CEn bit = 1) is prohibited.

- **2. Clearing the PRM12 bit to 0 is prohibited in UDC mode (CMD bit of TUMn register = 1).**
- **3. When TM1n is in mode 4, specification of the valid edge for the TIUD1n and TCUD1n pins is invalid.**

(a) In general-purpose timer mode (CMD bit of TUMn register = 0) The count clock is specified with the PRM12 to PRM10 bits.

(b) UDC mode (CMD bit of TUMn register = 1)

The TM1n count sources in the UDC mode are as follows.

(7) Status registers 0, 1 (STATUS0, STATUS1)

The STATUSn register indicates the operating status of TM1n. STATUSn is read-only, in 8-bit or 1-bit units.

(8) CC101 capture input selection register (CSL10)

The CSL10 register is used to select the INTP101 or INTP100 pin to input a capture signal when the CC101 register is used as a capture register.

CSL10 can be read/written in 8-bit or 1-bit units.

(9) CC111 capture input selection register (CSL11)

The CSL11 register is used to select the INTP111 or INTP110 pin to input a capture signal when the CC111 register is used as a capture register.

CSL11 can be read/written in 8-bit or 1-bit units.

(10) Compare registers 100, 110 (CM100, CM110)

CM1n0 is a 16-bit register that always compares its value with the value of TM1n. When the value of a compare register matches the value of TM1n, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUMn register = 0) and UDC mode A (MSEL bit of TUMn register $= 0$), an interrupt signal (INTCM1n0) is generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUMn register = 1), an interrupt signal (INTCM1n0) is generated only upon occurrence of a match during count up operation.

CM1n0 can be read/written in 16-bit units.

(11) Compare registers 101, 111 (CM101, CM111)

CM1n1 is a 16-bit register that always compares its value with the value of TM1n. When the value of a compare register matches the value of TM1n, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUMn register = 0) and UDC mode A (MSEL bit of TUMn register $= 0$), an interrupt signal (INTCM1n1) is generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUMn register = 1), an interrupt signal (INTCM1n1) is generated only upon occurrence of a match during count down operation.

CM1n1 can be read/written in 16-bit units.

Caution When the TM1CEn bit of the TMC1n register is "1", it is prohibited to overwrite the value of the CM1n1 register.

(12) Capture/compare registers 100, 110 (CC100, CC110)

CC1n0 is a 16-bit register. It can be used as a capture register or as a compare register through specification with capture/compare control register n (CCRn). CC1n0 can be read/written in 16-bit units.

- **Cautions 1. When used as a capture register (CMS0 bit of CCRn register = 0), write access is prohibited.**
	- **2. When used as a compare register (CMS0 bit of CCRn register = 1) during TM1n operation (TM1CEn bit of TMC1n register = 1), overwriting the CC1n0 register values is prohibited.**
	- **3. When TM1n has been stopped (TM1CEn bit of TMC1n register = 0), the capture trigger is disabled.**
	- **4. When the operation mode is changed from capture register to compare register, newly set a compare value.**
	- **5. Continuous reading of CC1n0 is prohibited. If CC1n0 is continuously read, the second read value may differ from the actual value. If CC1n0 must be read twice, be sure to read another register between the first and the second read operation.**

Remark $n = 0, 1$

(a) When set as a capture register

When CC1n0 is set as a capture register, the valid edge of the corresponding external interrupt signal (INTP1n0) is detected as the capture trigger. TM1n latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both rising and falling edges) is selected with signal edge selection register 1n (SESA1n).

When the CC1n0 register is specified as a capture register, interrupts are generated upon detection of the valid edge of the INTP1n0 signal.

(b) When set as a compare register

When CC1n0 is set as a compare register, it always compares its own value with the value of TM1n. If the value of CC1n0 matches the value of the TM1n, CC1n0 generates an interrupt signal (INTCC1n0).

(13) Capture/compare registers 101, 111 (CC101, CC111)

CC1n1 is a 16-bit register. It can be used as a capture register or as a compare register through specification with capture/compare control register n (CCRn). CC1n1 can be read/written in 16-bit units.

- **Cautions 1. When used as a capture register (CMS1 bit of CCRn register = 0), write access is prohibited.**
	- **2. When used as a compare register (CMS1 bit of CCRn register = 1) during TM1n operation (TM1CEn bit of TMC1n register = 1), overwriting the CC1n1 register values is prohibited.**
	- **3. When TM1n has been stopped (TM1CEn bit of TMC1n register = 0), the capture trigger is disabled.**
	- **4. When the operation mode is changed from capture register to compare register, newly set a compare value.**
	- **5. Continuous reading of CC1n1 is prohibited. If CC1n1 is continuously read, the second read value may differ from the actual value. If CC1n1 must be read twice, be sure to read another register between the first and the second read operation.**

Remark $n = 0, 1$

(a) When set as a capture register

When CC1n1 is set as a capture register, the valid edge of either corresponding external interrupt signal (INTP1n0 or INTP1n1) is selected with the selector, and the valid edge of the selected external interrupt signal is detected as the capture trigger. TM1n latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both rising and falling edges) is selected with signal edge selection register 1n (SESA1n).

When the CC1n1 register is specified as a capture register, interrupts are generated upon detection of the valid edge of either the INTP1n0 or INTP1n1 signal.

(b) When set as a compare register

When CC1n1 is set as a compare register, it always compares its own value with the value of TM1n. If the value of CC1n1 matches the value of the TM1n, CC1n1 generates an interrupt signal (INTCC1n1).

9.2.5 Operation

(1) Operation in general-purpose timer mode

TM1n can perform the following operations in the general-purpose timer mode.

(a) Interval operation (when ENMD bit of TMC1n register = 1)

TM1n and CM1n0 always compare their values and the INTCM1n0 interrupt is generated upon occurrence of a match. TM1n is cleared (0000H) at the count clock following the match. Furthermore, when one more count clock is input, TM1n counts up to 0001H.

The interval time can be calculated with the following formula.

Interval time = $(CM1n0 value + 1) \times TM1n$ count clock rate

(b) Free-running operation (when ENMD bit of TMC1n register = 0)

TM1n performs full count operation from 0000H to FFFFH, and after the TM1OVFn bit of the STATUSn register is set (to "1"), TM1n is cleared to 0000H at the next count clock and resumes counting. The free-running cycle can be calculated with the following formula.

Free-running cycle = $65536 \times TM1n$ count clock rate

(c) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0, INTCM1n1, INTCC1n0**Note**, INTCC1n1**Note**) is output. Particularly in the case of interval operation, TM1n is cleared upon generation of the INTCM1n0 interrupt.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(d) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal.

Furthermore, an interrupt request signal (INTCC1n0, INTCC1n1) is generated by the valid edge of the INTP1n0, INTP1n1 input signals specified as the capture trigger signals.

Table 9-6. Capture Trigger Signal (TM1n) to 16-Bit Capture Register

Remarks 1. CC1n0 and CC1n1 are capture/compare registers. Which of these registers is used is specified with capture/compare control register n (CCRn).

2. $n = 0, 1$

The valid edge of the capture trigger is specified by signal edge selection register 1n (SESA1n). If both the rising edge and the falling edge are selected as the capture triggers, it is possible to measure the input pulse width from external. If a single edge is selected as the capture trigger, the input pulse cycle can be measured.

(e) PWM output operation

PWM output operation is performed from the TO1n pin by setting TM1n to the general-purpose timer mode (CMD bit $= 0$) using timer unit mode register n (TUMn).

The resolution is 16 bits, and the count clock can be selected from among seven internal clocks (fcLK/2, fCLK/4, fCLK/8, fCLK/16, fCLK/32, fCLK/64, fCLK/128).

Figure 9-49. TM1n Block Diagram (During PWM Output Operation)

(i) Description of operation

The CM1n0 register is a compare register used to set the PWM output cycle. When the value of this register matches the value of TM1n, the INTCM1n0 interrupt is generated. Compare match is saved by hardware, and TM1n is cleared at the next count clock after the match.

The CM1n1 register is a compare register used to set the PWM output duty. Set the duty required for the PWM cycle.

(2) Operation in UDC mode

(a) Overview of operation in UDC mode

The count clock input to TM1n in the UDC mode (CMD bit of TUMn register $= 1$) can only be external input from the TIUD1n and TCUD1n pins. Count up/down judgment in the UDC mode is determined based on the phase difference of the TIUD1n and TCUD1n pin inputs according to the PRM1n register setting (there is a total of four choices).

The UDC mode is further divided into two modes according to the TM1n clear conditions (count operation is performed only with TIUD1n, TCUD1n input in both modes).

• **UDC mode A (TUMn register's CMD bit = 1, MSEL bit = 0)**

The TM1n clear source can be selected as only external clear input (TCLR1n), a match signal between the TM1n count value and the CM1n0 set value during count up operation, or logical sum (OR) of the two signals, using bits CLR1 and CLR0 of the TMC1n register.

TM1n can transfer the value of CM1n0 upon occurrence of TM1n underflow.

• **UDC mode B (TUMn register's CMD bit = 1, MSEL bit = 1)**

The status of TM1n after match of the TM1n count value and CM1n0 set value is as follows.

- <1> In the case of count up operation, TM1n is cleared (0000H), and the INTCM1n0 interrupt is generated.
- <2> In the case of count down operation, the TM1n count value is decremented (−1).

The status of TM1n after match of the TM1n count value and CM1n1 set value is as follows.

- $\langle 1 \rangle$ In the case of count up operation, the TM1n count value is incremented $(+1)$.
- <2> In the case of count down operation, TM1n is cleared (0000H), and the INTCM1n1 interrupt is generated.

(b) Count up/down operation in UDC mode

TM1n count up/down judgment in the UDC mode is determined based on the phase difference of the TIUD1n and TCUD1n pin inputs according to the PRM1n register setting.

(i) Mode 1 (PRM1n register's PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 0)

In mode 1, the following count operations are performed based on the level of the TCUD1n pin upon detection of the valid edge of the TIUD1n pin.

- TM1n count down operation when TCUD1n pin = high level
- TM1n count up operation when TCUD1n pin = low level

Figure 9-51. Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD1n Pin)

Figure 9-52. Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD1n Pin): In Case of Simultaneous TIUD1n, TCUD1n Pin Edge Timing

- **(ii) Mode 2 (PRM1n register's PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 1)** The count conditions in mode 2 are as follows.
	- TM1n count up upon detection of valid edge of TIUD1n pin
	- TM1n count down upon detection of valid edge of TCUD1n pin

Caution If the count clock is simultaneously input to the TIUD1n pin and the TCUD1n pin, count operation is not performed and the immediately preceding value is held.

(iii) Mode 3 (PRM1n register's PRM12 = 1, PRM11 = 1, PRM10 = 0)

In mode 3, when two signals 90 degrees out of phase are input to the TIUD1n and TCUD1n pins, the level of the TCUD1n pin is sampled at the input of the valid edge of the TIUD1n pin (refer to **Figure 9-54**).

If the TCUD1n pin level sampled at the valid edge input to the TIUD1n pin is low, TM1n counts down when the valid edge is input to the TIUD1n pin.

If the TCUD1n pin level sampled at the valid edge input to the TIUD1n pin is high, TM1n counts up when the valid edge is input to the TIUD1n pin.

Figure 9-55. Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD1n Pin): In Case of Simultaneous TIUD1n, TCUD1n Pin Edge Timing

(iv) Mode 4 (PRM1n register's PRM12 = 1, PRM11 = 1, PRM10 = 1)

In mode 4, when two signals out of phase are input to the TIUD1n and TCUD1n pins, up/down operation is automatically judged and counting is performed according to the timing shown in **Figure 9-56**.

In mode 4, counting is executed at both the rising and falling edges of the two signals input to the TIUD1n and TCUD1n pins. Therefore, TM1n counts four times per cycle of an input signal $(x, 4)$ count).

(c) Operation in UDC mode A

(i) Interval operation

The operations at the count clock following match of the TM1n count value and the CM1n0 set value are as follows.

- In case of count up operation: TM1n is cleared (0000H) and the INTCM1n0 interrupt is generated.
- In case of count down operation: The TM1n count value is decremented (−1) and the INTCM1n0 interrupt is generated.

Remark The interval operation can be combined with the transfer operation.

(ii) Transfer operation

If TM1n becomes 0000H during counting down when the RLEN bit of the TMC1n register is 1, the CM1n0 register set value is transferred to TM1n at the next count clock.

Remarks 1. Transfer enable/disable can be set with the RLEN bit of the TMC1n register.

2. The transfer operation can be combined with the interval operation.

Figure 9-57. Example of TM1n Operation When Interval Operation and Transfer Operation Are Combined

(iii) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0, INTCM1n1, INTCC1n0**Note**, INTCC1n1**Note**) is output.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(iv) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal. A capture interrupt (INTCC1n0, INTCC1n1) is generated upon detection of the valid edge.
(d) Operation in UDC mode B

(i) Basic operation

The operations at the next count clock after the count value of TM1n and the CM1n0 set value match when TM1n is in UDC mode B are as follows.

- In case of count up operation: TM1n is cleared (0000H) and the INTCM1n0 interrupt is generated.
- In case of count down operation: The TM1n count value is decremented (−1).

The operations at the next count clock after the count value of TM1n and the CM1n1 set value match when TM1n is in UDC mode B are as follows.

- In case of count up operation: The TM1n count value is incremented (+1).
- In case of count down operation: TM1n is cleared (0000H) and the INTCM1n1 interrupt is generated.

Figure 9-58. Example of TM1n Operation in UDC Mode

(ii) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0 (only during count up operation), INTCM1n1 (only during count down operation), INTCC1n0**Note**, INTCC1n1**Note**) is output.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(iii) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal. A capture interrupt (INTCC1n0, INTCC1n1) is generated upon detection of the valid edge.

9.2.6 Supplementary description of internal operation

(1) Clearing of count value in UDC mode B

When TM1n is in UDC mode B, the conditions to clear the count value are as follows.

- In case of TM1n count up operation: TM1n count value is cleared upon match with the CM1n0 register
- In case of TM1n count down operation: TM1n count value is cleared upon match with the CM1n1 register

Figure 9-59. Clear Operation After Match of CM1n0 Register Set Value and TM1n Count Value

(2) Transfer operation

If TM1n becomes 0000H during counting down when the RLEN bit of the TMC1n register is 1 in UDC mode A, the set value of the CM1n0 register is transferred to TM1n at the next count clock. The transfer operation is not performed during counting up.

(3) Interrupt signal output upon compare match

An interrupt signal is output when the count value of TM1n matches the set value of the CM1n0, CM1n1, CC1n0**Note**, or CC1n1**Note** register. The interrupt generation timing is as follows.

Note When CC1n0 and CC1n1 are set to the compare register mode.

Figure 9-62. Interrupt Output upon Compare Match

(CM1n1 with Operation Mode Set to General-Purpose Timer Mode and Count Clock Set to fCLK/2)

An interrupt signal such as illustrated in Figure 9-62 is output at the next count clock following a match of the TM1n count value and the set value of a corresponding compare register.

(4) TM1UBDn flag (bit 0 of STATUSn register) operation

In the UDC mode (CMD bit of TUMn register = 1), the TM1UBDn flag changes as follows during TM1n count up/down operation at every internal operation clock.

9.3 Timer 2

9.3.1 Features (timer 2)

Timers 20, 21 (TM20, TM21) are 16-bit general-purpose timer units that perform the following operations.

- Pulse interval or frequency measurement and programmable pulse output
- Interval timer
- PWM output timer
- 32-bit capture timer when 2 timer/counter channels are connected in cascade (In this case, four 32-bit capture register channels can be used.)

9.3.2 Function overview (timer 2)

- 16-bit timer/counter (TM20, TM21): 2 channels
- Bit length

Timer 2 registers (TM20, TM21): 16 bits

During cascade operation: 32 bits (higher 16 bits: TM21, lower 16 bits: TM20)

• Capture/compare register

In 16-bit mode: 6

In 32-bit mode: 4 (capture mode only)

• Count clock division selectable by prescaler (set the frequency of the count clock to 8 MHz or less)

- Base clock (fcLK): 2 types (set fcLK to 16 MHz or less) $fxx/2$ and $fxx/4$ can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

- Interrupt request sources
	- Compare-match interrupt request: 6 types Perform comparison with sub-channel n capture/compare register and generate the INTCC2n interrupt upon compare match.
	- Timer/counter overflow interrupt request: 2 types

The INTTM20 (INTTM21) interrupt is generated when the count value of TM20 (TM21) becomes FFFFH.

• Capture request

The count values of TM20, TM21 can be latched using external pin (INTP2n)^{Notes 1, 2}, TM10, TM11 interrupt signals (INTCM100, INTCM101) and interrupt requests by software as capture triggers.

• PWM output function

Control of the outputs of pins TO21 to TO24 in the compare mode and PWM output can be performed using the compare match timing of sub-channels 1 to 4 and the zero count signal of the timer/counter.

- Timer count operation with external clock input^{Note 2} Timer count operation can be performed with the pin TI2 clock input signal.
- Timer count enable operation^{Note 3} with external pin input^{Note 2} Timer count enable operation can be performed with the TCLR2 pin input signal.
- Timer/counter clear operation^{Notes 3,4} with external pin input^{Note 2} Timer/counter clear operation can be performed with the TCLR2 pin input signal.
- Count up/down control^{Notes 3, 5} with external pin input^{Note 2}

Count up/down operation in the compare mode can be controlled with the TCLR2 pin input signal.

• Output delay operation

A clock-synchronized output delay can be added to the output signal of pins TO21 to TO24. This is effective as an EMI countermeasure.

• Input filter

An input filter can be inserted at the input stage of external pins (TI2, INTP20 to INTP25, TCLR2) and the TM10, TM11 interrupt signals (refer to **14.5.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)**).

- **Notes 1.** For the registers used to specify the valid edge for external interrupt requests (INTP20 to INTP25) to timer 2, refer to **7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)**.
	- **2.** The pairs TI2 and INTP20, TO21 and INTP21, TO22 and INTP22, TO23 and INTP23, TO24 and INTP24, TCLR2 and INTP25 are each alternate function pins.
	- **3.** The count enable operation for the timer/counter through external pin input, timer/counter clear operation, and count up/down control cannot be performed combined all at the same time.
	- **4.** In the case of 32-bit cascade connection, clear operation by external pin input (TCLR2) cannot be performed.
	- **5.** Count up/down control using 32-bit cascade connection cannot be performed.
- **Remark** fxx: Internal system clock $n = 0$ to 5

9.3.3 Basic configuration

The basic configuration is shown below.

Table 9-8. Timer 2 Configuration List

Notes 1. When fxx/2 is selected as the base clock input to TM2n

- **2.** When fxx/4 is selected as the base clock input to TM2n
- **3.** Cascade operation with TM20 and TM21 is enabled.
- **4.** Cascade operation using the CVSEn0 register and CVPEn0 register is enabled (n = 1 to 4).

Remark fxx: Internal system clock

The following shows the capture/compare operation sources.

Register	Sub-channel No.	Timer to Be Captured	Timer to Be Compared	Timer Captured in 32-Bit Cascade Connection
CVSE00	0	TM20	TM20	
CVPE _{n0}	n	TM21 when BFEEy bit of $CMSEm0$ register = 0	TM20 when TB1Ey, TB0Ey bits of CMSEm0 register $= 01$	TM21
CVSE _{n0}	n	TM20 when BFEEy bit of $CMSEm0$ register = 0	Used as buffer	TM20
CVSE50	5	TM21	TM21	

Table 9-9. Capture/Compare Operation Sources

Remark $n = 1$ to 4

m: $m = 12$ when $n = 1, 2, m = 34$ when $n = 3, 4$ y: $y = 1$, 2 when m = 12, $y = 3$, 4 when m = 34

The following shows the output level sources during timer output.

Table 9-10. Output Level Sources During Timer Output

Remarks 1. $n = 1$ to 4

2. OTMEn1, OTMEn0: Bits 13, 12, 9, 8, 5, 4, 1, and 0 of timer 2 output control register 0 (OCTLE0)

Figure 9-64 shows the block diagram of timer 2.

Figure 9-64. Block Diagram of Timer 2

Table 9-11. Meaning of Signals in Block Diagram

- Notes 1. TM21 performs count operation when CASC (CNT = MAX. for TM20) is generated and the rising edge of CTC is detected in the 32-bit mode.
	- **2.** TM20/TM21 clear by sub-channel 0/5 compare match or count direction can be controlled.
- **Remark** $m = 0$ to 5 $n = 0, 1$ $x = 1$ to 4

(1) Timers 20, 21 (TM20, TM21)

The features of TM2n are listed below.

- Free-running counter that enables counter clearing by compare match of sub-channel 0 and sub-channel 5
- Can be used as a 32-bit capture timer when TM20 and TM21 are connected in cascade.
- Up/down control, counter clear, and count operation enable/disable can be controlled with external pin (TCLR2).
- Counter up/down and clear operation control method can be set by software.
- Stop upon occurrence of count value 0 and count operation start/stop can be controlled by software.

(2) Timer 2 sub-channel 0 capture/compare register (CVSE00)

The CVSE00 register is a 16-bit capture/compare register of sub-channel 0.

In the capture register mode, it captures the TM20 count value.

In the compare register mode, it detects match with TM20.

This register can be read/written in 16-bit units.

(3) Timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1 to 4)

The CVPEn0 register is a sub-channel n 16-bit main capture/compare register.

In the capture register mode, this register captures the value of TM21 when the BFEEn bit of the CMSEm0 register $= 0$ (m $= 12, 34$). When the BFEEn bit $= 1$, this register holds the value of TM20 or TM21.

In the compare register mode, a match between this register and TM2x is detected (TM2x = timer/counter selected by TB1En and TB0En bits).

If the capture register mode is selected in the 32-bit mode (value of TB1En, TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM21 (higher 16 bits).

This register is read-only, in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

(4) Timer 2 sub-channel n sub capture/compare register (CVSEn0) (n = 1 to 4)

The CVSEn0 register is a sub-channel n 16-bit sub capture/compare register.

In the compare register mode, this register can be used as a buffer. In the capture register mode, this register captures the value of TM20 when the BFEEn bit of the CMSEm0 register = 0 (m = 12, 34).

If the capture register mode is selected in the 32-bit mode (value of TB1En and TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM20 (lower 16 bits).

The CVSEn0 register can be written only in the compare register mode. If this register is written in the capture register mode, the contents written to CVSEn0 register will be lost.

This register can be read/written in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

(5) Timer 2 sub-channel 5 capture/compare register (CVSE50)

The CVSE50 register is a sub-channel 5 16-bit capture/compare register. In the capture register mode, it captures the count value of TM21. In the compare register mode, it detects match with TM21. This register can be read/written in 16-bit units.

9.3.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (fcLK) of timer 1 and timer 2. This register can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using timer 1 and timer 2.

0B (fcLK = fxx/4) and set the VSWC register to 12H when the PRM2 bit = 1B (fcLK = fxx/2).

Remark fxx: Internal system clock

 $n = 0, 1$

(2) Timer 2 clock stop register 0 (STOPTE0)

The STOPTE0 register is used to stop the operation clock input to timer 2.

This register can be read/written in 16-bit units.

When the higher 8 bits of the STOPTE0 register are used as the STOPTE0H register, and the lower 8 bits are used as the STOPTE0L register, the STOPTE0H register can be read/written in 8-bit or 1-bit units, and the STOPTE0L register is read-only, in 8-bit units.

Cautions 1. Initialize timer 2 when the STFTE bit = 0. Timer 2 cannot be initialized when the STFTE bit = 1.

 2. If, following initialization, the value of the STFTE bit is made "1", the initialized state is maintained.

(3) Timer 2 count clock/control edge selection register 0 (CSE0)

The CSE0 register is used to specify the TM2n count clock and the control valid edge ($n = 0, 1$). This register can be read/written in 16-bit units.

When the higher 8 bits of the CSE0 register are used as the CSE0H register, and the lower 8 bits are used as the CSE0L register, they can be read/written in 8-bit or 1-bit units.

(2/2)

- **Note** Setting the TESnE1 and TESnE0 bits to 11B and the CSEn2 to CSEn0 bits to 000B for timer 2 count clock/control edge select register 0 (CSE0) is prohibited.
- **Caution Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) = 0B (fCLK = fXX/4) and set the VSWC register to 12H when the PRM2 bit = 1B (fCLK = fXX/2).**

Remark $n = 0, 1$ fcLK: Base clock

(4) Timer 2 sub-channel input event edge selection register 0 (SESE0)

The SESE0 register specifies the valid edge of the external capture signal input (TINEn) for the sub-channel n capture/compare register performing capture ($n = 0$ to 5).

This register can be read/written in 16-bit units.

When the higher 8 bits of the SESE0 register are used as the SESE0H register, and the lower 8 bits are used as the SESE0L register, they can be read/written in 8-bit or 1-bit units.

(5) Timer 2 time base control register 0 (TCRE0)

The TCRE0 register controls the operation of TM2n ($n = 0, 1$).

This register can be read/written in 16-bit units.

When the higher 8 bits of the TCRE0 register are used as the TCRE0H register, and the lower 8 bits are used as the TCRE0L register, they can be read/written in 8-bit or 1-bit units.

- **Cautions 1. If ECREn = 1 and ECEEn = 1 have been set, it is not possible to input an external clear signal (TCLR2) for TM2n. In this case, first set CLREn = 1, and then clear TM2n by software (n = 0, 1).**
	- **2. When clearing is performed using the ECLR signal, the TM2n counter is cleared with a delay of (1 internal count clock set with bits CSEn2 to CSEn0 of the CSE0 register) + 2 base clocks. Therefore, if external clock input is selected as the internal count clock, the counter is not cleared until the external clock (TI2) is input.**
	- **3. The ECREn bit and the ECEEn bit cannot be set to 1.**
	- **4. If the ECEEn bit is set to 1 and the ECREn bit is set to 0, a count down operation cannot be performed.**
	- **5. When UDSEn1, UDSEn0 = 01 and OSTEn = 1, the counter does not count up when the counter value is 0. Therefore, when the counter value is 0, set OSTEn = 0, and after the value of the counter ceases to be 0, set OSTEn = 1. Also, on the application, change the value of OSTEn from 0 to 1 using the sub-channels 0 and 5 interrupt signals.**
	- **6. When the TM2n count value is cleared (0) by setting CLREn to 1, the CLREn = 1 setting must be held for at least one of the internal count clocks set by the CSEn2 to CSEn0 bits of the CSE0 register.**

 Example When timer 20 (TM20) is cleared (0)

<1> Select fCLK/2 as TM20 internal count clock

<2> Clear (0) the TM20 count value

<3> Set the conditions required for the TM20 count clock

<4> Start the TM20 count operation

6 0 5 1 4 0 0 × 1 × 2 × 3 0 7 TCREOL 0

(1/2)

(2/2)

(6) Timer 2 output control register 0 (OCTLE0)

The OCTLE0 register controls timer output from the TO2n pin ($n = 1$ to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the OCTLE0 register are used as the OCTLE0H register, and the lower 8 bits are used as the OCTLE0L register, they can be read/written in 8-bit or 1-bit units.

Remark $n = 1$ to 4

(a) Caution for PWM output change timing

If the SWFEn bit is changed from 1 to 0 when the timer is operating while the internal PWM output operation is being performed, then the output level becomes active. After that, PWM output from the TO2n pin is performed upon a compare match at subchannel n. However, the first PWM output change timing varies as follows, depending on the internal output level and the SWFEn bit clear timing.

(b) Timer output in toggle mode 0 <R>

In toggle mode 0, PWM output from TO2n is used by TM2m to count up the value from 0000H, the output level is inverted upon a match between the values of subchannel n and TM2m, the TM2m count value is cleared, and then TM2m counts up the value again from 0000H.

The level of outputs from timer 2 is either active or inactive. In toggle mode 1, for example, the TO2n output level is inverted to be active upon a match between the values of subchannel n and TM20, or is inverted to be inactive upon a match between the values of subchannel 0 and TM20. Therefore, whether the current level is active or inactive can be judged by checking the value set to the ALVEn bit and the PWM output level.

In toggle mode 0, however, the output inversion is toggled upon a match between the values of subchannel n and TM2m, so the level cannot be judged. The TO2n output level is as shown in Figure 9- 66, according to the value set to the ALVEn bit and the internal output level.

Figure 9-66. Example of Timer Output Timing in Toggle Mode 0

(7) Timer 2 sub-channel 0, 5 capture/compare control register (CMSE050)

The CMSE050 register controls timer 2 sub-channel 0 capture/compare register (CVSE00) and timer 2 subchannel 5 capture/compare register (CVSE50).

This register can be read/written in 16-bit units.

(8) Timer 2 sub-channel 1, 2 capture/compare control register (CMSE120)

The CMSE120 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1, 2). This register can be read/written in 16-bit units.

Remark $n = 1, 2$

(2/2)

(9) Timer 2 sub-channel 3, 4 capture/compare control register (CMSE340)

The CMSE340 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 3, 4). This register can be read/written in 16-bit units.

Remark $n = 3, 4$

(2/2)

(10) Timer 2 time base status register 0 (TBSTATE0)

The TBSTATE0 register indicates the status of TM2n ($n = 0, 1$).

This register can be read/written in 16-bit units.

When the higher 8 bits of the TBSTATE0 register are used as the TBSTATE0H register, and the lower 8 bits are used as the TBSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The ECFEn, RSFEn, and UDFEn bits are read-only bits.

(11) Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)

The CCSTATE0 register indicates the status of the timer 2 sub-channel sub capture/compare register (CVSEn0) and the timer 2 sub-channel main capture/compare register (CVPEn0) (n = 1 to 4). This register can be read/written in 16-bit units.

When the higher 8 bits of the CCSTATE0 register are used as the CCSTATE0H register, and the lower 8 bits are used as the CCSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The BFFEn1 and BFFEn0 bits are read-only bits.

(12) Timer 2 output delay register 0 (ODELE0)

The ODELE0 register sets the output delay operation synchronized with the clock to the TO2n pin's output delay circuit ($n = 1$ to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the ODELE0 register are used as the ODELE0H register, and the lower 8 bits are used as the ODELE0L register, they can be read/written in 8-bit or 1-bit units.

(13) Timer 2 software event capture register (CSCE0)

The CSCE0 register sets capture operation by software in the capture register mode. This register can be read/written in 16-bit units.

9.3.5 Operation

(1) Edge detection

The edge detection timing is shown below.

Figure 9-67. Edge Detection Timing

(2) Basic operation of timer 2

Figures 9-68 to 9-71 show the basic operation of timer 2.

Figure 9-69. External Control Timing of Timer 2 (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)

Figure 9-70. Operation in Timer 2 Count Up/Down Mode (When TCRE0 Register's ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)

(3) Operation of capture/compare register (sub-channels 1 to 4)

Sub-channels 1 to 4 receive the count value of the timer 2 multiplex count generator.

The multiplex count generator is an internal unit of TM2n that supplies the multiplex count value MUXCNT to sub-channels 1 to 4. The count value of TM20 is output to sub-channels 1 to 4 at the rising edge of MUXTB0, and the count value of TM21 is output to sub-channels 1 to 4 at the rising edge of MUXTB1.

Figure 9-72 shows the block diagram of the timer 2 multiplex count generator, and Figure 9-73 shows the multiplex count timing.

Figure 9-73. Multiplex Count Timing

Figures 9-74 to 9-79 show the operation of the capture/compare register (sub-channels 1 to 4).

Figure 9-74. Capture Operation: 16-Bit Buffer-Less Mode (When Operation Is Delayed Through Setting of LNKEy Bit of CMSEx0 Register, and CMSEx0 Register's CCSEy Bit = 0, BFEEy Bit = 0, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)

Figure 9-75. Capture Operation: Mode with 16-Bit Buffer^{Note 1} **(When CMSEx0 Register's TByE1 Bit = 0, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)**

ED1: Capture event signal input from edge selector

MUXCNT: Count value to sub-channel m

MUXTB0, MUXTB1: Multiplex signal of TM20, TM21

READ_ENABLE_P: Read timing of CVPEm0 register

TB0: Count value of TM20; TB1: Count value of TM21

3. $m = 1$ to 4, $x = 12$, 34 y: When $x = 12$, $y = 1$, 2, and when $x = 34$, $y = 3$, 4

Figure 9-76. Capture Operation: 32-Bit Cascade Operation Mode (When CMSEx Register's TByE1 Bit = 1, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = Arbitrary, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)

Figure 9-79. Compare Operation: Mode with Buffer (When Operation Is Delayed Through Setting of LNKEy Bit of CMSEx0 Register, CMSEx0 Register's CCSEy Bit = 1, BFEEy Bit = 1)

(4) Operation of capture/compare register (sub-channels 0, 5)

Figures 9-80 and 9-81 show the operation of the capture/compare register (sub-channels 0, 5).

Figure 9-81. Compare Operation: Timing of Compare Match and Write Operation to Register (When CMSE050 Register's CCSEy Bit = 1, EEVEy Bit = Arbitrary, and CSCE0 Register's SEVEy Bit = Arbitrary)

(5) Operation of output circuit

Figures 9-82 to 9-85 show the output circuit operation.

Figure 9-82. Signal Output Operation: Toggle Mode 0 and Toggle Mode 1 (When OCTLE0 Register's SWFEn Bit = 0, and ODELE0 Register's ODLEn2

Figure 9-84. Signal Output Operation: During Software Control (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = Arbitrary, SWFEn Bit = 1, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)

9.3.6 PWM output operation when timer 2 operates in compare mode

(1) Operation when TO2n pin performs PWM output operation in toggle mode 1

In toggle mode 1, the TO2n output (internal) becomes inactive triggered by a signal when TM20 = 0, and becomes active triggered by a sub-channel 1 (CVPEn0 register) compare match signal. In accordance with the state of this TO2n (internal), the TO2n pin outputs a high or low level depending on the OCTLE0.ALVEn bit setting.

Figure 9-86. Normal Output Operation

(When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELE0 Register's ODLEn2 to ODLEn0 Bits = 000)

- **(2) Operation when TO2n pin output is controlled by manipulating OCTLE0.SWFEn bit in toggle mode 1**
	- **(a) When a sub-channel n compare match signal is output immediately after the SWFEn bit is cleared to 0**

Figures 9-87 and 9-88 show the waveforms when output from the TO2n output pin is started or ended by manipulating the SWFEn bit in toggle mode 1.

In the V850E/IA1, timer 2 outputs a level according to the ALVEn bit setting (low level when ALVEn bit $=$ 0, and high level when ALVEn bit = 1) by fixing the TO2n output to the inactive state when the SWFEn bit is 1. When the SWFEn bit is 0, TO2n (internal) synchronizes with a trigger signal and an active or inactive level is output from the TO2n output pin.

However, TO2n output is forcibly fixed to the active state when the SWFEn bit is cleared to 0, and inactive state when the SWFEn bit is set to 1.

Therefore, if the sub-channel n compare match signal is output immediately after the SWFEn bit is cleared to 0, the active period from when the SWFEn bit is cleared to 0 to when the compare match signal is output will be added to the ordinary TO2n output active period, so the first active period becomes long (refer to **Figure 9-87**).

Figure 9-87. When Output Operation Is Started/Ended Normally

(When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELD0 Register's ODLEn2 to ODLEn0 Bits = 000)

(b) When the trigger signal of TM20 = 0 is output immediately after the SWFEn bit is cleared to 0

When the trigger signal of $TM20 = 0$ is output immediately after the SWFEn bit is cleared to 0, from when the SWFEn bit is cleared to 0 to when the trigger signal of TM20 = 0 is output is the first active period, so a pulse shorter than the active period of the ordinary TO2n output is output.

In addition, since TO2n output is forcibly fixed to the inactive level when the SWFEn bit is set to 1, the active level output period also becomes shorter if the SWFEn bit is set to 1 while an active level is being output (refer to **Figure 9-88**).

Figure 9-88. When Output Operation Is Started/Ended Normally (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELD0 Register's ODLEn2 to ODLEn0 Bits = 000)

9.4 Timer 3

9.4.1 Features (timer 3)

Timer 3 (TM3) is a 16-bit timer/counter that can perform the following operations.

- Interval timer function
- PWM output
- External signal cycle measurement

9.4.2 Function overview (timer 3)

- 16-bit timer/counter (TM3): 1 channel
- Capture/compare registers: 2
- Count clock division selectable by prescaler (set the frequency of the count clock to 16 MHz or less)
- Base clock (fcLK): 2 types (set fcLK to 32 MHz or less)
- fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

- Interrupt request sources
	- Capture/compare match interrupt requests: 2 sources In case of capture register: INTCC3n generated by INTP3n input In case of compare register: INTCC3n generated by CC3n match signal
	- Overflow interrupt request: 1 source INTTM3 generated upon overflow of TM3 register
- Timer/counter count clock sources: 2 types (Selection of external pulse input, internal system clock cycle)
- One of two operation modes when the timer/counter overflows can be selected: free-running mode or overflow stop mode
- The timer/counter can be cleared by match of timer/counter and compare register
- External pulse output (TO3): 1

Remarks 1. fxx: Internal system clock

2. $n = 0, 1$

9.4.3 Basic configuration

Timer	Count Clock		Register	Read/Write	Generated	Capture	Timer Output S/R
	Note 1	Note 2			Interrupt Signal	Trigger	
Timer 3	$f_{\text{XX}}/2$, $f_{\text{XX}}/4$, $f_{\text{XX}}/8$, $f_{XX}/16$, f _{xx} $/32$, f _{xx} /64, $f_{XX}/128$, $f_{XX}/256$	$f_{\text{XX}}/4$, $f_{\text{XX}}/8$, $f_{XX}/16$, f _{xx} $/32$, f _{xx} /64, $f_{\text{XX}}/128$, $f_{XX}/256$, $f_{\text{XX}}/512$	TM ₃ CC30	Read Read/write	INTTM3 INTCC30	INTP30	TO3(S)
			CC ₃₁	Read/write	INTC31	INTP31	TO3(R)

Table 9-12. Timer 3 Configuration List

Notes 1. When fxx is selected as the base clock (fcLK) of TM3

2. When fxx/2 is selected as the base clock (fcLK) of TM3

Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-89 shows the block diagram of timer 3.

(1) Timer 3 (TM3)

TM3 functions as a 16-bit free-running timer or as an event counter for an external signal. Besides being mainly used for cycle measurement, TM3 can be used as pulse output. TM3 is read-only, in 16-bit units.

Cautions 1. The TM3 register can only be read. If writing is performed to the TM3 register, the subsequent operation is undefined.

- **2. If the TM3CAE bit of the TMC30 register is cleared (0), a reset is performed asynchronously.**
- **3. Continuous reading of TM3 is prohibited. If TM3 is continuously read, the second read value may differ from the actual value.**

TM3 performs the count-up operations of an internal count clock or external count clock. Timer starting and stopping are controlled by the TM3CE bit of timer control register 30 (TMC30).

The internal or external count clock is selected by the ETI bit of timer control register 31 (TMC31).

(a) Selection of the external count clock

TM3 operates as an event counter.

When the ETI bit of timer control register 31 (TMC31) is set (1), TM3 counts the valid edges of the external clock input (TI3), synchronized with the internal count clock. The valid edge is specified by valid edge selection register (SESC).

Caution If the INTP30, TI3, and TCLR3 pins are used as the TI3 and TCLR3, either mask the INTP30 interrupt or set CC3n in compare mode (n = 0, 1).

(b) Selection of the internal count clock

TM3 operates as a free-running timer.

When an internal clock is specified as a count clock by timer control register 31 (TMC31), TM3 is counted up for each input clock cycle specified by the CS2 to CS0 bits of the TMC30 register.

A division by the prescaler can be selected for the count clock from among $fcLK/2$, $fcLK/4$, $fcLK/3$, $fcLK/16$, fcLK/32, fcLK/64, fcLK/128 and fcLK/256 by the TMC30 register (fcLK: base clock).

An overflow interrupt can be generated if the timer overflows. Also, the timer can be stopped following an overflow by setting the OST bit of the TMC31 register to 1.

Caution The count clock cannot be changed while the timer is operating.

The conditions when the TM3 register becomes 0000H are shown below.

(i) Asynchronous reset

- TM3CAE bit of TMC30 register $= 0$
- Reset input

(ii) Synchronous reset

- TM3CE bit of TMC30 register $= 0$
- The CC30 register is used as a compare register, and the TM3 and CC30 registers match when clearing the TM3 register is enabled (CCLR bit of the TMC31 register $= 1$)

(2) Capture/compare registers 30 and 31 (CC30 and CC31)

These capture/compare registers 30 and 31 are 16-bit registers.

They can be used as capture registers or compare registers according to the CMS1 and CMS0 bit specifications of timer control register 31 (TMC31).

These registers can be read/written in 16-bit units (however, write operations can only be performed in compare mode).

Caution Continuous reading of CC3n is prohibited. If CC3n is continuously read, the second read value may differ from the actual value. If CC3n must be read twice, be sure to read another register between the first and the second read operation.

(a) Setting these registers to capture registers (CMS1 and CMS0 of TMC31 = 0)

When these registers are set to capture registers, the valid edges of the corresponding external interrupt signals INTP30 and INTP31 are detected as capture triggers. The timer TM3 is synchronized with the capture trigger, and the value of TM3 is latched in the CC30 and CC31 registers (capture operation).

The valid edge of the INTP30 pin is specified (rising, falling, or both edges) according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is specified according to the IES311 and IES310 bits of the SESC register.

The capture operation is performed asynchronously relative to the count clock. The latched value is held in the capture register until the next capture operation is performed.

When the TM3CAE bit of timer control register 30 (TMC30) is 0, 0000H is read.

If these registers are specified as capture registers, an interrupt is generated by detecting the valid edge of signals INTP30 and INTP31.

Caution If the capture operation and the TM3 register count prohibit setting (TM3CE bit of TMC30 register = 0) timings conflict, the captured data becomes undefined, and no INTCC3n interrupt is generated (n = 0, 1).

(b) Setting these registers to compare registers (CMS1 and CMS0 of TMC31 = 1)

When these registers are set to compare registers, the TM3 and register values are compared for each count clock, and an interrupt is generated by a match. If the CCLR bit of timer control register 31 (TMC31) is set (1), the TM3 value is cleared (0) at the same time as a match with the CC30 register (it is not cleared (0) by a match with the CC31 register).

A compare register is equipped with a set/reset output function. The corresponding timer output (TO3) is set or reset, synchronized with the generation of a match signal.

The interrupt selection source differs according to the function of the selected register.

- **Cautions 1. To write to capture/compare registers 30 and 31 (CC30, CC31), always set the TM3CAE bit to 1 first. When the TM3CAE bit is 0, even if writing to registers CC30 and CC31, the data that is written will be invalid because the reset is asynchronous.**
	- **2. Perform a write operation to capture/compare registers 30 and 31 after setting them to compare registers according to the TMC30, TMC31 register setting. If they are set to capture registers (CMS1 and CMS0 bits of TMC31 register = 0), no data is written even if a write operation is performed to CC30 and CC31.**
	- **3. When these registers are set to compare registers, INTP30 and INTP31 cannot be used as external interrupt input pins.**

9.4.4 Control registers

(1) Timer 3 clock selection register (PRM03)

The PRM03 register is used to select the base clock (fcLK) of timer 3 (TM3). This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Always set this register before using the timer.

 2. Set fCLK to 32 MHz or less.

(2) Timer control register 30 (TMC30)

The TMC30 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. The TM3CAE bit and other bits cannot be set at the same time. Be sure to set the TM3CAE bit and then set the other bits and the other registers of TM3. To use an external pin related to the timer function when using timer 3, be sure to set (1) the TM3CAE bit after setting the external pin to the control mode.**
	- **2. If occurrence of an overflow conflicts with writing to the TMC30 register, the value of the TM3OVF bit is the value written to the TMC30 register.**

(3) Timer control register 31 (TMC31)

The TMC31 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. Do not change the bits of the TMC31 register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to "0". If the TMC31 register is overwritten during timer operation, the operation is not guaranteed.**
	- **2. If the ENT1 bit and the ALV bit are changed simultaneously, a glitch (spike-shaped noise) may be generated in the TO3 pin output. Either design the circuit that will not malfunction even if a glitch is generated, or make sure that the ENT1 bit and the ALV bit do not change at the same time.**
	- **3. TO3 output remains unchanged by external interrupt signals (INTP30, INTP31). When using the TO3 signal, set the capture/compare register to the compare register (CMS1, CMS0 bits of TMC31 register = 1).**

Remark A reset takes precedence for the flip-flop of the TO3 output.

(4) Valid edge selection register (SESC)

This register specifies the valid edge of external interrupt requests (TI3, TCLR3, INTP30, INTP31) from an external pin.

The rising edge, the falling edge, or both rising and falling edges can be specified as the valid edge independently for each pin.

This register can be read/written in 8-bit or 1-bit units.

Caution Do not change the bits of SESC register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to "0". If the SESC register is overwritten during timer operation, the operation is not guaranteed.

9.4.5 Operation

(1) Count operation

Timer 3 can function as a 16-bit free-running timer or as an external signal event counter. The setting for the type of operation is specified by timer control register 3n (TMC3n) ($n = 0, 1$).

When it operates as a free-running timer, if the CC30 or CC31 register and the TM3 count value match, an interrupt signal is generated and the timer output signal (TO3) can be set or reset. Also, a capture operation that holds the TM3 count value in the CC30 or CC31 register is performed, synchronized with the valid edge that was detected from the external interrupt request input pin as an external trigger. The capture value is held until the next capture trigger is generated.

Caution If the INTP30/TI3/TCLR3 pin is used as TI3 or TCLR3, either mask the INTP30 interrupt or set the CC3n register to compare mode (n = 0, 1).

Figure 9-90. Basic Operation of Timer 3

(2) Overflow

When the TM3 register has counted the count clock from FFFFH to 0000H, the TM3OVF bit of the TMC30 register is set (1), and an overflow interrupt (INTTM3) is generated at the same time. However, if the CC30 register is set to compare mode (CMS0 bit $= 1$) and to the value FFFFH when match clearing is enabled (CCLR bit = 1), then the TM3 register is considered to be cleared and the TM3OVF bit is not set (1) when the TM3 register changes from FFFFH to 0000H. Also, the overflow interrupt (INTTM3) is not generated.

When the TM3 register is changed from FFFFH to 0000H because the TM3CE bit changes from 1 to 0, the TM3 register is considered to be cleared, but the TM3OVF bit is not set (1) and no INTTM3 interrupt is generated.

Also, timer operation can be stopped after an overflow by setting the OST bit of the TMC31 register to 1. When the timer is stopped due to an overflow, the count operation is not restarted until the TM3CE bit of the TMC30 register is set (1).

Operation is not affected even if the TM3CE bit is set (1) during a count operation.

Figure 9-91. Operation After Overflow (When OST = 1)

(3) Capture operation

The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If the CMS1 and CMS0 bits of the TMC31 register are set to 0, the register operates as a capture register.

A capture operation that captures and holds the TM3 count value asynchronously relative to the count clock is performed synchronized with an external trigger. The valid edge that is detected from an external interrupt request input pin (INTP30 or INTP31) is used as an external trigger (capture trigger). The TM3 count value during counting is captured and held in the capture register, synchronized with that capture trigger signal. The capture register value is held until the next capture trigger is generated.

Also, an interrupt request (INTCC30 or INTCC31) is generated by INTP30 or INTP31 signal input.

The valid edge of the capture trigger is set by valid edge selection register (SESC).

If both the rising and falling edges are set as capture triggers, the input pulse width from an external source can be measured. Also, if only one of the edges is set as the capture trigger, the input pulse cycle can be measured.

Figure 9-93. TM3 Capture Operation Example (When Both Edges Are Specified)

(4) Compare operation

The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If 1 is set in the CMS1 and CMS0 bits of the TMC31 register, the register operates as a compare register.

A compare operation that compares the value that was set in the compare register and the TM3 count value is performed.

If the TM3 count value matches the value of the compare register, which had been set in advance, a match signal is sent to the output controller. The match signal causes the timer output pin (TO3) to change and an interrupt request signal (INTCC30, INTCC31) to be generated at the same time.

If the CC30 or CC31 register is set to 0000H, the 0000H after the TM3 register counts up from FFFFH to 0000H is judged as a match. In this case, the value of the TM3 register is cleared to 0 at the next count timing, but 0000H is not judged as a match at that time. 0000H when the TM3 register begins counting is not judged as a match either.

If match clearing is enabled (CCLR bit $= 1$) for the CC30 register, the TM3 register is cleared when a match with the TM3 register occurs during a compare operation.

Figure 9-94. Compare Operation Example (1/2)

Figure 9-94. Compare Operation Example (2/2)

(5) External pulse output

Timer 3 has one timer output pin (TO3).

An external pulse output (TO3) is generated when a match of the two compare registers (CC30 and CC31) and the TM3 register is detected.

If a match is detected when the TM3 count value and the CC30 value are compared, the output level of the TO3 pin is set. Also, if a match is detected when the TM3 count value and the CC31 value are compared, the output level of the TO3 pin is reset.

The output level of the TO3 pin can be specified by the TMC31 register.

ENT ₁	ALV	TO3 Output				
		External Pulse Output	Output Level			
0	0	Disable	High level			
0		Disable	Low level			
	0	Enable	When the CC30 register is matched: Low level When the CC31 register is matched: High level			
		Enable	When the CC30 register is matched: High level When the CC31 register is matched: Low level			

Table 9-13. TO3 Output Control

9.4.6 Application examples

(1) Interval timer

By setting the TMC30 and TMC31 registers as shown in Figure 9-96, timer 3 operates as an interval timer that repeatedly generates interrupt requests with the value that was set in advance in the CC30 register as the interval.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TM3 register is cleared (0000H) and an interrupt request signal (INTCC30) is generated at the same time that the count operation resumes.

Figure 9-97. Interval Timer Operation Timing Example

(2) PWM output

By setting the TMC30 and TMC31 registers as shown in Figure 9-98, timer 3 can output a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register with the values that were set in advance in the CC30 and CC31 registers as the intervals.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TO3 output becomes active. Then, when the count value of the TM3 register matches the setting value of the CC31 register, the TO3 output becomes inactive. The TM3 register continues counting, and when an overflow occurs, clears the count value to 0000H and continues counting. This enables a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register to be output. When the setting value of the CC30 register and the setting value of the CC31 register are the same, the TO3 output remains inactive and does not change.

The active level of TO3 output can be set by the ALV bit of the TMC31 register.

Figure 9-99. PWM Output Operation Timing Example

(3) Cycle measurement

By setting the TMC30 and TMC31 registers as shown in Figure 9-100, timer 3 can measure the cycle of signals input to the INTP30 pin or INTP31 pin.

The valid edge of the INTP30 pin is selected according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is selected according to the IES311 and IES310 bits of the SESC register. Either the rising edge, the falling edge, or both edges can be selected as the valid edges of both pins.

If the CC30 register is set to a capture register and TM3 is started, the valid edge input of the INTP30 pin is set as the trigger for capturing the TM3 register value in the CC30 register. When this value is captured, an INTCC30 interrupt is generated.

Similarly, if the CC31 register is set to a capture register and TM3 is started, the valid edge input of the INTP31 pin is set as the trigger for capturing the TM3 register value in the CC31 register. When this value is captured, an INTCC31 interrupt is generated.

The cycle of signals input to the INTP30 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC30 register according to the x-th valid edge input of the INTP30 pin and the TM3 register's count value $(D(x+1))$ that was captured in the CC30 register according to the (x+1)-th valid edge input of the INTP30 pin and multiplying the value of this difference by the cycle of the clock control signal.

The cycle of signals input to the INTP31 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC31 register according to the x-th valid edge input of the INTP31 pin and the TM3 register's count value $(D(x+1))$ that was captured in the CC31 register according to the (x+1)-th valid edge input of the INTP31 pin and multiplying the value of this difference by the cycle of the clock control signal.

Figure 9-100. Contents of Register Settings When Timer 3 Is Used for Cycle Measurement

9.4.7 Precautions

Various precautions concerning timer 3 are shown below.

- (1) If a conflict occurs between the reading of the CC30 register and a capture operation when the CC30 register is used in capture mode, an external trigger (INTP30) valid edge is detected and an external interrupt request signal (INTCC30) is generated however, the timer value is not stored in the CC30 register.
- (2) If a conflict occurs between the reading of the CC31 register and a capture operation when the CC31 register is used in capture mode, an external trigger (INTP31) valid edge is detected and an external interrupt request signal (INTCC31) is generated however, the timer value is not stored in the CC31 register.
- (3) The following bits and registers must not be rewritten during operation (TMC30 register TM3CE = 1).
	- CS2 to CS0 bits of TMC30 register
	- TMC31 register
	- SESC register
- (4) The TM3CAE bit of the TMC30 register is a TM3 reset signal. To use TM3, first set (1) the TM3CAE bit.
- (5) The analog noise elimination time + two count clocks are required to detect a valid edge of the external interrupt input (INTP30 or INTP31) and external clock input (TI3). Therefore, edge detection will not be performed normally for changes that are less than the analog noise elimination time + two count clocks. For the analog noise elimination, refer to **14.5 Noise Eliminator**.
- (6) The operation of an external interrupt output (INTCC30 or INTCC31) is automatically determined according to the operating state of the capture/compare registers 30, 31 (CC30, CC31). When the capture/compare register is used for a capture mode, the external trigger (INTP30, INTP31) is used for valid edge detection. When the capture/compare register is used for a compare mode, the external interrupt output is used for a match interrupt indicating a match with the TM3 register.
- (7) If the ENT1 and ALV bits of the TMC31 register are changed at the same time, a glitch (spike shaped noise) may be generated in the TO3 pin output. Either create a circuit configuration that will not malfunction even if a glitch is generated or make sure that the ENT1 and ALV bits do not change at the same time.

9.5 Timer 4

9.5.1 Features (timer 4)

Timer 4 (TM4) functions as a 16-bit interval timer.

9.5.2 Function overview (timer 4)

- 16-bit interval timer: 1 channel
- Compare register: 1
- Count clock selected from divisions of internal system clock (set the frequency of the count clock to 16 MHz or less)
- Base clock (fcLK): 1 type (set fcLK to 32 MHz or less) $fxx/2$
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

- Interrupt request source: 1
	- Compare match interrupt

INTCM4 generated with CM4 match signal

• Timer clear

TM4 register can be cleared by CM4 register match.

Remark fxx: Internal system clock

9.5.3 Basic configuration

Table 9-14. Timer 4 Configuration List

Timer	Count Clock	Register	Read/Write	Generated Interrupt Signal	Capture Trigger	Timer Output S/R	Other Functions
Timer 4	$\frac{f}{x}$ fxx/4, $\frac{f}{x}$ fxx/8, $\frac{f}{x}$ fxx/16, $\frac{f}{x}$ fxx/32, fxx/64, fxx/128, fxx/256, $f_{XX}/512$	TM4	Read				
		CM ₄	Read/write	INTCM4	\equiv		

Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-102 shows the block diagram of timer 4.

(1) Timer 4 (TM4)

TM4 is a 16-bit timer. It is mainly used as an interval timer for software. Starting and stopping TM4 is controlled by the TM4CE0 bit of the timer control register 4 (TMC4). A division by the prescaler can be selected for the count clock from among $fxx/4$, $fxx/8$, $fxx/16$, $fxx/32$, $fxx/64$, fxx/128, fxx/256, and fxx/512 by the CS2 to CS0 bits of the TMC4 register (fxx: Internal system clock). TM4 is read-only, in 16-bit units.

The conditions for which the TM4 register becomes 0000H are shown below.

- Reset input
- TM4CAE0 bit $= 0$
- TM4CE0 bit $= 0$
- Match of TM4 register and CM4 register
- Overflow

Cautions 1. If the TM4CAE0 bit of the TMC4 register is cleared (0), a reset is performed asynchronously.

- **2. If the TM4CE0 bit of the TMC4 register is cleared (0), a reset is performed, synchronized with the internal clock. Similarly, a synchronized reset is performed after a match with the CM4 register and after an overflow.**
- **3. The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0).**
- **4. Up to 4 internal system clocks are required after a value is set in the TM4CE0 bit until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.**
- **5. After a compare match is generated, the timer is cleared at the next count clock. Therefore, if the division ratio is large, the timer value may not be zero even if the timer value is read immediately after a match interrupt is generated.**

(2) Compare register 4 (CM4)

CM4 and the TM4 register count value are compared, and an interrupt request signal (INTCM4) is generated when a match occurs. TM4 is cleared, synchronized with this match. If the TM4CAE0 bit of the TMC4 register is set to 0, a reset is performed asynchronously, and the registers are initialized.

The CM4 register is configured with a master/slave configuration. When a write operation to a CM4 register is performed, data is first written to the master register and then the master register data is transferred to the slave register. In a compare operation, the slave register value is compared with the count value of the TM4 register. When a read operation to a CM4 register is performed, data in the master side is read out. CM4 can be read/written in 16-bit units.

- **Cautions 1. A write operation to a CM4 register requires 4 internal system clocks until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to reserve a time interval of at least 4 internal system clocks.**
	- **2. The CM4 register can be overwritten only once in a single TM4 register cycle (from 0000H until an INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured by the application, make sure that the CM4 register is not overwritten during timer operation.**
	- **3. Note that an INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation (Figure 9-103).**

Figure 9-103. Example of Timing During TM4 Operation

9.5.4 Control register

(1) Timer control register 4 (TMC4)

The TMC4 register controls the operation of timer 4. This register can be read/written in 8-bit or 1-bit units.

Caution The TM4CAE0 bit and other bits cannot be set at the same time. Be sure to set the TM4CAE0 bit and then set the other bits and the other registers of TM4.

9.5.5 Operation

(1) Compare operation

TM4 can be used for a compare operation in which the value that was set in a compare register (CM4) is compared with the TM4 count value.

If a match is detected by the compare operation, an interrupt (INTCM4) is generated. The generation of the interrupt causes TM4 to be cleared (0) at the next count timing. This function enables timer 4 to be used as an interval timer.

CM4 can also be set to 0. In this case, when an overflow occurs and TM4 becomes 0, a match is detected and INTCM4 is generated. Although the TM4 value is cleared (0) at the next count timing, INTCM4 is not generated according to this match.

Figure 9-104. TM4 Compare Operation Example (1/2)

Figure 9-104. TM4 Compare Operation Example (2/2)

9.5.6 Application example

(1) Interval timer

This section explains an example in which timer 4 is used as an interval timer with 16-bit precision. Interrupt requests (INTCM4) are output at equal intervals (refer to **Figure 9-104 TM4 Compare Operation Example**). The setup procedure is shown below.

<1> Set (1) the TM4CAE0 bit.

- <2> Set each register.
	- Select the count clock using the CS2 to CS0 bits of the TMC4 register.
	- Set the compare value in the CM4 register.
- <3> Start counting by setting (1) the TM4CE0 bit.
- <4> If the TM4 register and CM4 register values match, an INTCM4 interrupt is generated.
- <5> INTCM4 interrupts are generated thereafter at equal intervals.

9.5.7 Precautions

Various precautions concerning timer 4 are shown below.

- (1) To operate TM4, first set (1) the TM4CAE0 bit of the TMC4 register.
- (2) Up to 4 internal system clocks are required after a value is set in the TM4CE0 bit of the TMC4 register until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.
- (3) To initialize the TM4 register status and start counting again, clear (0) the TM4CE0 bit and then set (1) the TM4CE0 bit after an interval of 4 internal system clocks has elapsed.
- (4) Up to 4 internal system clocks are required until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to secure a time interval of at least 4 internal system clocks.
- (5) The CM4 register can be overwritten only once during a timer/counter operation (from 0000H until an INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured by the application, make sure that the CM4 register is not overwritten during a timer/counter operation.
- (6) The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0). If the count clock is overwritten during a timer operation, operation cannot be guaranteed.
- (7) An INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation.

9.6 Timer Connection Function

9.6.1 Overview

The V850E/IA1 provides a function to connect timer 1 and timer 2.

9.6.2 Control register

(1) Timer connection selection register 0 (TMIC0)

The TMIC0 register enables/disables input of the INTCM100, INTCM101 signals to the CVSEn0/CVPEn0 registers ($n = 1, 2$).

This register can be read/written in 8-bit or 1-bit units.

CHAPTER 10 SERIAL INTERFACE FUNCTION

10.1 Features

The serial interface function provides three types of serial interfaces combining a total of six transmit/receive channels. All six channels can be used simultaneously.

The three interface formats are as follows.

- (1) Asynchronous serial interfaces (UART0 to UART2): 3 channels
- (2) Clocked serial interfaces (CSI0, CSI1): 2 channels
- (3) FCAN controller: 1 channel

Remark For details about the FCAN controller, refer to **CHAPTER 11 FCAN CONTROLLER**.

UART0 to UART2, whereby one byte of serial data is transmitted/received following a start bit, support full-duplex communication. In the UART1 and UART2 interfaces, one higher bit is added to 8 bits of transmit/receive data, enabling communication using 9-bit data.

CSI0 and CSI1 perform data transfer according to three types of signals, namely serial clocks (SCK0, SCK1), serial inputs (SI0, SI1), and serial outputs (SO0, SO1) (3-wire serial I/O).

FCAN conforms to CAN specification Ver. 2.0 PartB active, and provides a 32-message buffer.

10.2 Asynchronous Serial Interface 0 (UART0)

10.2.1 Features

- Transfer rate: 300 bps to 1562.5 Kbps (using a dedicated baud rate generator and an internal system clock of 50 MHz)
- Full-duplex communications On-chip receive buffer register 0 (RXB0) On-chip transmit buffer register 0 (TXB0)
- Two-pin configuration^{Note} TXD0: Transmit data output pin
	- RXD0: Receive data input pin
- Reception error detection functions
	- Parity error
	- Framing error
	- Overrun error
- Interrupt sources: 3 types
	-
	-

• Reception error interrupt (INTSER0): Interrupt is generated according to the logical OR of the three types of reception errors

• Reception completion interrupt (INTSR0): Interrupt is generated when receive data is transferred from the receive shift register to receive buffer register 0 after serial transfer is completed during a reception enabled state

- Transmission completion interrupt (INTST0): Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the transmit shift register is completed
- The character length of transmit/receive data is specified according to the ASIM0 register
- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The SCK and CTS pins are not available for UART0.

10.2.2 Configuration

UART0 is controlled by asynchronous serial interface mode register 0 (ASIM0), asynchronous serial interface status register 0 (ASIS0), and asynchronous serial interface transmit status register 0 (ASIF0). Receive data is maintained in receive buffer register 0 (RXB0), and transmit data is written to transmit buffer register 0 (TXB0).

Figure 10-1 shows the configuration of asynchronous serial interface 0 (UART0).

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIM0 register is an 8-bit register for specifying the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are reset (0) when the ASIS0 register is read.

(3) Asynchronous serial interface transmit status register 0 (ASIF0)

The ASIF0 register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of TXB0 data, and the transmit shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIM0 register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS0 register.

(5) Receive shift register

This is a shift register that converts the serial data that was input to the RXD0 pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to receive buffer register 0 (RXB0).

This register cannot be directly manipulated.

(6) Receive buffer register 0 (RXB0)

This is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXB0 register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request (INTSR0) is generated by the transfer of data to the RXB0 register.

(7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from transmit buffer register 0 (TXB0) to serial data.

When one byte of data is transferred from the TXB0 register, the shift register data is output from the TXD0 pin.

The transmission completion interrupt request (INTST0) is generated synchronized with the completion of transmission of one frame.

This register cannot be directly manipulated.

(8) Transmit buffer register 0 (TXB0)

This is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to TXB0.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXB0 register, according to the contents that were set in the ASIM0 register.

10.2.3 Control registers

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIM0 register is an 8-bit register that controls the UART0 transfer operation. This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. When using UART0, be sure to set the external pins related to the UART0 function to the control mode before setting clock selection register 0 (CKSR0) and baud rate generator control register 0 (BRGC0), and then set the UARTCAE0 bit to 1. Then set the other bits.**
	- **2. Set the UARTCAE0 and RXE0 bits to 1 while a high level is input to the RXD0 pin. If these bits are set to 1 while a low high level is input to the RXD0 pin, reception will be started.**

 $(1/2)$

(2/3)

(3/3)

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register, which consists of 3-bit error flags (PE, FE, and OVE), indicates the error status when UART0 reception is completed.

The ASIS0 register is cleared to 00H by a read operation. When a reception error occurs, receive buffer register 0 (RXB0) should be read and the error flag should be cleared after the ASIS0 register is read. This register is read-only, in 8-bit units.

Cautions 1. When the UARTCAE0 bit or RXE0 bit of the ASIM0 register is set to 0, or when the ASIS0 register is read, the PE, FE, and OVE bits of the ASIS0 register are cleared (0).

 2. Manipulation using a bit manipulation instruction is prohibited.

(3) Asynchronous serial interface transmit status register 0 (ASIF0)

The ASIF0 register, which consists of 2-bit status flags, indicates the status during transmission. By writing the next data to the TXB0 register after data is transferred from the TXB0 register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBF0 bit of the ASIF0 register to prevent writing to the TXB0 register by mistake.

This register is read-only, in 8-bit or 1-bit units.

(4) Receive buffer register 0 (RXB0)

The RXB0 register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.

When reception is enabled (RXE0 bit $= 1$ in the ASIM0 register), receive data is transferred from the receive shift register to the RXB0 register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request (INTSR0) is generated by the transfer to the RXB0 register. For information about the timing for generating this interrupt request, refer to **10.2.5 (4) Reception operation**.

If reception is disabled (RXE0 bit = 0 in the ASIM0 register), the contents of the RXB0 register are retained, and no processing is performed for transferring data to the RXB0 register even when the shift-in processing of one frame is completed. Also, no INTSR0 signal is generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXB0 register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (OVE bit of ASIS0 register = 1) occurs, the receive data at that time is not transferred to the RXB0 register.

Except when a reset is input, the RXB0 register becomes FFH even when UARTCAE0 bit $= 0$ in the ASIM0 register.

 7 6 5 4 3 2 1 0 Address Initial value RXB0 | RXB7 | RXB6 | RXB5 | RXB4 | RXB3 | RXB2 | RXB1 | RXB0 |FFFFFA02H FFH Bit position Bit name Function 7 to 0 RXB7 to RXB0 Stores receive data. 0 can be read for RXB7 when 7-bit or character data is received.

This register is read-only, in 8-bit units.

(5) Transmit buffer register 0 (TXB0)

The TXB0 register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (TXE0 bit $= 1$ in the ASIM0 register), the transmit operation is started by writing data to TXB0 register.

When transmission is disabled (TXE0 bit = 0 in the ASIM0 register), even if data is written to TXB0 register, the value is ignored.

The TXB0 register data is transferred to the transmit shift register, and a transmission completion interrupt request (INTST0) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **10.2.5 (2) Transmission operation**.

When TXBF0 bit = 1 in the ASIF0 register, writing must not be performed to TXB0 register.

This register can be read/written in 8-bit units.

10.2.4 Interrupt requests

The following three types of interrupt requests are generated from UART0.

- Reception completion interrupt (INTSR0)
- Transmission completion interrupt (INTST0)
- Reception error interrupt (INTSER0)

The default priorities among these three types of interrupt requests is, from high to low, reception completion interrupt, transmission completion interrupt, and reception error interrupt.

Interrupt	Priority				
Reception completion					
Transmission completion					
Reception error					

Table 10-1. Generated Interrupts and Default Priorities

(1) Reception completion interrupt (INTSR0)

When reception is enabled, an INTSR0 signal is generated when data is shifted in to the receive shift register and transferred to receive buffer register 0 (RXB0).

An INTSR0 signal can be generated in place of a reception error interrupt (INTSER0) according to the ISRM bit of the ASIM0 register even when a reception error has occurred.

When reception is disabled, no INTSR0 signal is generated.

(2) Transmission completion interrupt (INTST0)

An INTST0 signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

(3) Reception error interrupt (INTSER0)

When reception is enabled, an INTSER0 signal is generated according to the logical OR of the three types of reception errors explained for the ASIS0 register. Whether an INTSER0 signal or INTSR0 signal is generated when an error occurs can be specified using the ISRM bit of the ASIM0 register. When reception is disabled, no INTSER0 signal is generated.

10.2.5 Operation

(1) Data format

Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 10-2.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the asynchronous serial interface mode register 0 (ASIM0).

Also, data is transferred with LSB first.

Figure 10-2. Asynchronous Serial Interface Transmit/Receive Data Format

(2) Transmission operation

When UARTCAE0 bit is set to 1 in the ASIM0 register, a high level is output from the TXD0 pin. Then, when TXE0 bit is set to 1 in the ASIM0 register, transmission is enabled, and the transmit operation is started by writing transmit data to transmit buffer register 0 (TXB0).

(a) Transmission enabled state

This state is set by the TXE0 bit in the ASIM0 register.

- TXE0 = 1: Transmission enabled state
- $TXFO = 0$: Transmission disabled state

Since UART0 does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(b) Transmission operation start

In transmission enabled state, a transmission operation is started by writing transmit data to transmit buffer register 0 (TXB0). When a transmit operation is started, the data in the TXB0 register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXD0 pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(c) Transmission interrupt request

When the transmit shift register becomes empty, a transmission completion interrupt request (INTST0) is generated. The timing for generating the INTST0 signal differs according to the specification of the stop bit length. The INTST0 signal is generated at the same time that the last stop bit is output. If the data to be transmitted next has not been written to the TXB0 register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, a transmission completion interrupt (INTST0) is generated. However, no INTST0 signal is generated if the transmit shift register becomes empty due to the input of a RESET.

Figure 10-3. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission operation

UART0 can write the next transmit data to the TXB0 register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the servicing of the transmission completion interrupt (INTST0) after the transmission of one data frame. In addition, reading the TXSF0 bit of the ASIF0 register after the generation of an INTST0 signal enables the TXB0 register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIF0 register to confirm the transmission status and whether or not data can be written to the TXB0 register.

Caution The values of the TXBF0 and TXSF0 bits of the ASIF0 register change from $10 \rightarrow 11 \rightarrow 01$ in **continuous transmission.**

 Therefore, do not confirm the status based on the combination of the TXBF0 and TXSF0 bits.

 Read only the TXBF0 bit during continuous transmission.

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXB0 register and confirm that the TXBF0 bit is 0, and then write the next transmit data (second byte) to TXB0 register. If writing to the TXB0 register is performed when the TXBF0 bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed with the TXSF0 bit.

- **Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSF0 bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSF0 bit is 1, transmit data cannot be guaranteed.**
	- **2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTST0 interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSF0 bit.**

Figure 10-4. Continuous Transmission Processing Flow

(a) Starting procedure

The procedure to start continuous transmission is shown below.

Figure 10-5. Continuous Transmission Starting Procedure

Note Refer to **10.2.7 Precautions (2)**.

(b) Ending procedure

The procedure for ending continuous transmission is shown below.

(4) Reception operation

An awaiting reception state is set by setting UARTCAE0 bit to 1 in the ASIM0 register and then setting RXE0 bit to 1 in the ASIM0 register. To start the receive operation, start sampling at the falling edge when the falling of the RXD0 pin is detected. If the RXD0 pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt (INTSR0) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from receive buffer register 0 (RXB0) to memory by this interrupt servicing.

(a) Reception enabled state

The receive operation is set to reception enabled state by setting the RXE0 bit in the ASIM0 register to 1.

- RXE0 bit = 1: Reception enabled state
- RXE0 bit = 0: Reception disabled state

In reception disabled state, the reception hardware stands by in the initial state. At this time, the contents of receive buffer register 0 (RXB0) are retained, and no reception completion interrupt or reception error interrupt is generated.

(b) Start of reception operation

A reception operation is started by the detection of a start bit. The RXD0 pin is sampled according to the serial clock from the baud rate generator 0 (BRG0).

(c) Reception completion interrupt

When RXE0 = 1 in the ASIM0 register and the reception of one frame of data is completed (the stop bit is detected), a reception completion interrupt (INTSR0) is generated and the receive data in the receive shift register is transferred to the RXB0 register at the same time.

Also, if an overrun error (OVE bit of ASIS0 register $= 1$) occurs, the receive data at that time is not transferred to receive buffer register 0 (RXB0), and either an INTSR0 signal or a reception error interrupt (INTSER0) is generated according to the ISRM bit setting in the ASIM0 register.

Even if a parity error (PE bit of ASIS0 register $= 1$) or framing error (FE bit of ASIS0 register $= 1$) occurs during a receive operation, the receive operation continues until stop bit is received, and after reception is completed, either an INTSR0 signal or an INTSER0 signal is generated according to the ISRM bit setting in the ASIM0 register (the receive data in the receive shift register is transferred to the RXB0 register).

If the RXE0 bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of receive buffer register 0 (RXB0) and of the asynchronous serial interface status register (ASIS0) at this time do not change, and no INTSR0 or INTSER0 signal is generated.

No INTSR0 or INTSER0 signal is generated when RXE0 = 0 (reception is disabled).

Figure 10-7. Asynchronous Serial Interface Reception Completion Interrupt Timing

(5) Reception error

The three types of error that can occur during a receive operation are a parity error, framing error, or overrun error. The data reception result is that the various flags of the ASIS0 register are set (1), and a reception error interrupt (INTSER0) or a reception completion interrupt (INTSR0) is generated at the same time. The ISRM bit of the ASIM0 register specifies whether an INTSER0 or INTSR0 signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASIS0 register during the INTSER0 or INTSR0 interrupt servicing.

The contents of the ASIS0 register are cleared (0) by reading the ASIS0 register.

Table 10-2. Reception Error Causes

(a) Separation of reception error interrupt

A reception error interrupt can be separated from the INTSR0 signal and generated as an INTSER0 signal by clearing the ISRM bit of the ASIM0 register to 0.

Figure 10-8. When Reception Error Interrupt Is Separated from INTSR0 Interrupt (ISRM Bit = 0)

Figure 10-9. When Reception Error Interrupt Is Included in INTSR0 Interrupt (ISRM Bit = 1)

(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

(7) Receive data noise filter

The RXD0 signal is sampled at the rising edge of the prescaler output base clock (fcLK). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 10-11**). Refer to **10.2.6 (1) (a) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 10-10, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.

10.2.6 Dedicated baud rate generator 0 (BRG0)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception at UART0. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

(1) Baud rate generator 0 (BRG0) configuration

(a) Base clock

When UARTCAE0 bit = 1 in the ASIM0 register, the clock selected according to the TPS3 to TPS0 bits of the CKSR0 register is supplied to the transmission/reception unit. This clock is called the base clock (fcLK). When UARTCAE0 bit $= 0$, fcLK is fixed at low level.

(2) Serial clock generation

A serial clock can be generated according to the settings of the CKSR0 and BRGC0 registers. The base clock to the 8-bit counter is selected according to the TPS3 to TPS0 bits of the CKSR0 register. The 8-bit counter divisor value can be set according to the MDL7 to MDL0 bits of the BRGC0 register.

(a) Clock selection register 0 (CKSR0)

The CKSR0 register is an 8-bit register for selecting the base clock (fcLK) according to the TPS3 to TPS0 bits. The clock selected by the TPS3 to TPS0 bits becomes fcLK of the transmission/reception module. This register can be read/written in 8-bit units.

Cautions 1. The maximum allowable frequency of the base clock (fCLK) is 25 MHz. Therefore, when the system clock's frequency is 50 MHz, bits TPS3 to TPS0 cannot be set to 0000B.

> **To use 50 MHz, set the TPS3 to TPS0 bits to a value other than 0000B, and set the UARTCAE0 bit of the ASIM0 register to 1.**

 2. If the TPS3 to TPS0 bits are to be overwritten, the UARTCAE0 bit of the ASIM0 register should be set to 0 first.

(b) Baud rate generator control register 0 (BRGC0)

The BRGC0 register is an 8-bit register that controls the baud rate (serial transfer speed) of UART0. This register can be read/written in 8-bit units.

Caution If the MDL7 to MDL0 bits are to be overwritten, the TXE0 bit and RXE0 bit of the ASIM0 register should be set to 0 first.

Remarks 1. fcLK: Frequency [Hz] of base clock selected according to TPS3 to TPS0 bits of CKSR0 register

2. k: Value set according to MDL7 to MDL0 bits $(k = 8, 9, 10, ..., 255)$

3. The baud rate is the output clock for the 8-bit counter divided by 2

4. x: don't care

(c) Baud rate

The baud rate is the value obtained according to the following formula.

$$
Baud rate = \frac{f_{CLK}}{2 \times k} [bps]
$$

fcLK = Frequency [Hz] of base clock selected according to TPS3 to TPS0 bits of CKSR0 register $k =$ Value set according to MDL7 to MDL0 bits of BRGC0 register ($k = 8, 9, 10, ..., 255$)

(d) Baud rate error

The baud rate error is obtained according to the following formula.

Error (%) =
$$
\left(\frac{\text{Actual } \text{baud rate (baud rate with error)}}{\text{Target } \text{baud rate (normal } \text{baud rate})} - 1\right) \times 100
$$
 [%)

- **Cautions 1. Make sure that the baud rate error during transmission does not exceed the allowable error of the reception destination.**
	- **2. Make sure that the baud rate error during reception is within the allowable baud rate range during reception, which is described in (4) Allowable baud rate range during reception.**

Example: Base clock frequency $(f_{CLK}) = 20$ MHz = 20,000,000 Hz Settings of MDL7 to MDL0 bits in BRGC0 register = $01000001B$ ($k = 65$) Target baud rate $= 153,600$ bps

```
Baud rate = 20M/(2 \times 65)= 20000000/(2 \times 65) = 153,846 [bps]
```
Error = $(153846/153600 - 1) \times 100$ $= 0.160$ [%]

(3) Baud rate setting example

Baud Rate	$f_{XX} = 50$ MHz			$f_{XX} = 40$ MHz			$f_{XX} = 33 \text{ MHz}$			f_{XX} = 10 MHz		
(bps)	fclk	k	ERR	fclk	k	ERR	fclk	k	ERR	fclk	k	ERR
300	$f_{XX}/2^9$	163	0.15	f _{xx} $/210$	65	0.16	$f_{XX}/2^8$	215	-0.07	$f_{XX}/2^7$	130	0.16
600	$\text{fxx}/2^8$	163	0.15	$f_{XX}/2^9$	65	0.16	$f_{XX}/2^7$	215	-0.07	$f_{XX}/2^6$	130	0.16
1200	$f_{XX}/2^7$	163	0.15	$f_{XX}/2^8$	65	0.16	$f_{XX}/2^6$	215	-0.07	$f_{XX}/2^5$	130	0.16
2400	$f_{XX}/2^6$	163	0.15	f _{xx} $/2^7$	65	0.16	$f_{XX}/2^5$	215	-0.07	f _{xx} $/24$	130	0.16
4800	$f_{XX}/2^5$	163	0.15	$fxx/2^6$	65	0.16	$f_{XX}/2^4$	215	-0.07	$fxx/2^3$	130	0.16
9600	$f_{XX}/2^4$	163	0.15	$fxx/2^5$	65	0.16	$f_{XX}/2^3$	215	-0.07	$fxx/2^2$	130	0.16
19200	$f_{XX}/2^3$	163	0.15	$f_{XX}/2^4$	65	0.16	$f_{XX}/2^2$	215	-0.07	$f_{XX}/2^1$	130	0.16
31250	$f_{XX}/2^3$	100	$\mathbf{0}$	$fxx/2^3$	80	Ω	$f_{XX}/2^2$	132	0	$f_{XX}/2^1$	80	$\mathbf 0$
38400	$f_{XX}/2^2$	163	0.15	$f_{XX}/2^3$	65	0.16	$f_{\text{XX}}/2$ ¹	215	-0.07	$f_{XX}/2^{\circ}$	130	0.16
76800	$f_{XX}/2$ ¹	163	0.15	$f_{XX}/2^2$	65	0.16	$f_{XX}/2$ ¹	107	0.39	$f_{XX}/2^{\circ}$	65	0.16
153600	$f_{XX}/2^1$	81	0.47	f _{xx} $/21$	65	0.16	$f_{XX}/2^1$	54	-0.54	$f_{XX}/2^{\circ}$	33	-1.36
312500	$f_{XX}/2^1$	40	0	$f_{XX}/2^1$	32	0	$f_{XX}/2^1$	26	1.54	$f_{XX}/2^{\circ}$	16	0
625000	$f_{XX}/2$ ¹	20	0	$f_{XX}/2^1$	16	0	$f_{XX}/2$ ¹	13	1.54	$f_{XX}/2^{\circ}$	8	0
1250000	$f_{XX}/2^1$	10	0	f _{xx} $/21$	8	0	$f_{XX}/2^1$	8	-17.5	$\qquad \qquad -$	-	
1562500	$f_{XX}/2$ ¹	8	$\mathbf 0$	$f_{XX}/2$ ¹	8	-18.6						

Table 10-3. Baud Rate Generator Setting Data

Caution The maximum allowable frequency of the base clock (fcLK) is 25 MHz.

- **Remark** fxx: Internal system clock frequency
	- fcLK: Base clock frequency
	- k: Setting values of MDL7 to MDL0 bits in BRGC0 register
	- ERR: Baud rate error [%]

(4) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.

Figure 10-13. Allowable Baud Rate Range During Reception

As shown in Figure 10-13, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGC0 register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

Applying this to 11-bit reception is, theoretically, as follows.

 $FL = (Brate)^{-1}$

Brate: UART0 baud rate

- k: BRGC0 register setting value
- FL: 1-bit data length

When the latch timing margin is made 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$
FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL
$$

Therefore, the transfer destination's maximum baud rate (BRmax) that can be received is as follows.

BRmax =
$$
(FLmin/11)^{-1} = \frac{22k}{21k + 2}
$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$
\frac{10}{11} \times \text{FLmax} = 11 \times \text{FL} - \frac{k+2}{2 \times k} \times \text{FL} = \frac{21k-2}{2 \times k} \text{FL}
$$

$$
\text{FLmax} = \frac{21k-2}{20k} \text{FL} \times 11
$$

Therefore, the transfer destination's minimum baud rate (BRmin) that can be received is as follows.

BRmin =
$$
(FLmax/11)^{-1} = \frac{20k}{21k - 2}
$$
 Brate

The allowable baud rate error of UART0 and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

- **Remarks 1.** The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
	- **2.** k: BRGC0 register setting value

(5) Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.

Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fcLK yields the following equation.

 $FLstp = FL + 2/fcLK$

Therefore, the transfer rate during continuous transmission is as follows (when stop bit length $= 1$).

Transfer rate = $11 \times FL + (2/f_{CLK})$

10.2.7 Precautions

Precautions to be observed when using UART0 are shown below.

- (1) When the supply of clocks to UART0 is stopped (for example, IDLE or software STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXD0 pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by setting UARTCAE0 bit = 0, RXE0 bit = 0, and TXE0 bit = 0 in the ASIM0 register.
- (2) UART0 has a 2-stage buffer configuration consisting of transmit buffer register 0 (TXB0) and the transmit shift register, and has status flags (TXBF0 and TXSF0 bits of ASIF0 register) that indicate the status of each buffer. If the TXBF0 and TXSF0 bits are read in continuous transmission simultaneously, the values change from 10 \rightarrow 11 \rightarrow 01. Thus, judge the timing for writing the next data to the TXB0 register by reading only the TXBF0 bit during continuous transmission.

10.3 Asynchronous Serial Interfaces 1, 2 (UART1, UART2)

10.3.1 Features

- Clocked (synchronous) mode/asynchronous mode can be selected
- Operation clock Synchronous mode: Baud rate generator/external clock selectable Asynchronous mode: Baud rate generator
- Transfer rate 600 bps to 153,600 bps (in asynchronous mode, $fxx = 50$ MHz) 4,800 bps to 1,000,000 bps (in synchronous mode)
- Full-duplex communications (LSB first) On-chip receive buffer register n (RXBn)
- Three-pin configuration TXDn: Transmit data output pin RXDn: Receive data input pin ASCKn: Synchronous serial clock I/O
- Reception error detection function
	- Parity error
	- Framing error
	- Overrun error
- Interrupt sources: 2 types
	- Reception completion interrupt (INTSRn): Interrupt is generated when receive data is transferred from the shift register to receive buffer register n (RXBn) after serial transfer is completed during a reception enabled state.
	- Transmission completion interrupt (INTSTn): Interrupt is generated when the serial transmission of transmit data (8/7 bits) from the shift register is completed.
- The character length of transmit/receive data is specified with the ASIMn0 register (extension bits are specified with the ASIMn1 register)
- Character length: 7 or 8 bits

9 bits (when extension bit is added)

- Parity functions: Odd, even, 0, or no parity
- Transmission stop bits: 1 or 2 bits
- Communication mode: 1-frame transfer or 2-frame continuous transfer enabled
- On-chip dedicated baud rate generator

Remarks 1. $n = 1, 2$

2. fxx: Internal system clock

10.3.2 Configuration

UART1 and UART2 are controlled by asynchronous serial interface mode registers 10, 11, 20, and 21 (ASIM10, ASIM11, ASIM20, ASIM21) and asynchronous serial interface status registers 1 and 2 (ASIS1, ASIS2). Receive data is held in the receive buffer registers (RXB1, RXBL1, RXB2, RXBL2), and transmit data is held in the transmit shift registers (TXS1, TXSL1, TXS2, TXSL2).

Figure 10-15 shows the configuration of asynchronous serial interfaces 1 and 2 (UART1, UART2).

(1) Asynchronous serial interface mode registers 10, 11, 20, 21 (ASIM10, ASIM11, ASIM20, ASIM21)

The ASIMn0 and ASIMn1 registers are 8-bit registers that specify the operation of the asynchronous serial interface $(n = 1, 2)$.

(2) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

The ASIS1 and ASIS2 registers consist of a transmission status flag (SOTn), reception status flag (SIRn), a bit (RB8) that indicates the 9th bit when extension bit addition is enabled, and 3-bit error flags (PEn, FEn, OVEn) that indicate the error status at reception end $(n = 1, 2)$.

(3) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn0 and ASIMn1 registers. A check for parity errors is also performed during receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS1 and ASIS2 registers.

(4) 2-frame continuous reception buffer registers (RXB1, RXB2)/receive buffer registers (RXBL1, RXBL2)

RXBn is a 16-bit (during 2-frame continuous reception, 9-bit extension data reception) buffer register that holds receive data. During 7, 8 bit/character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXB1, RXB2, and for access to the lower 8 bits, specify RXBL1, RXBL2.

In the reception enabled state, receive data is transferred from the receive shift register to the receive buffer in synchronization with the completion of shift-in processing of one frame.

A reception completion interrupt request (INTSRn) is generated upon transfer to the receive buffer (when 2 frame continuous reception is specified, receive buffer transfer of the second frame).

(5) 2-frame continuous transmission shift registers (TXS1, TXS2)/transmit shift registers (TXSL1, TXSL2)

TXSn is a 9-bit/2-frame continuous transmission processing shift register. Transmission is started by writing data to this register.

A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXSn data.

For 16-bit access to this register, specify TXS1, TXS2, and for access to the lower 8 bits, specify TXSL1, TXSL2.

(6) Addition of transmission control parity

A transmission operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXSn or TXSLn register, according to the contents set in the ASIMn0, ASIMn1 registers.

(7) Selector

The selector selects the serial clock source.

10.3.3 Control registers

(1) Asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20)

The ASIMn0 register is an 8-bit register that controls the UART1, UART2 transfer operation ($n = 1, 2$). This register can be read/written in 8-bit or 1-bit units.

- **Cautions 1. If a bit other than the RXEn bit of the ASIMn0 register is changed during UARTn transmission or reception, the UARTn operation cannot be guaranteed (n = 1, 2).**
	- **2. Set a bit other than the RXEn bit of the ASIMn0 register when the UARTn operation is stopped (when RXEn bit = 0 and transmission is completed). Change the port 3 mode control register (PMC3) after setting the communication mode for bits other than the RXEn bit of the ASIMn0 register.**
	- **3. In the case of serial clock output in the clocked (synchronous) mode, ensure that nodes do not output to one another causing conflicts.**

(2) Asynchronous serial interface mode registers 11, 21 (ASIM11, ASIM21)

The ASIMn1 register is an 8-bit register that controls the UART1 and UART2 transfer modes. This register can be read/written in 8-bit or 1-bit units.

(3) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

The ASISn register is a register that is configured of a UARTn transmission status flag (SOTn), reception status flag (SIRn), a bit (RB8) indicating the 9th bit when extension bit addition is enabled, and 3-bit error flags (PEn, FEn, OVEn) that indicate the error status at reception end ($n = 1, 2$).

The status flag that indicates reception errors always indicates the most recent error status. In other words, if the same error occurs several times before receive data is read, this flag holds only the status of the error that occurred last.

Each time the ASISn register is read after a receive completion interrupt (INTSRn), read the receive buffer (RXBn or RXBLn). The error flag is cleared when the receive buffer (RXBn or RXBLn) is read.

Also, clear the error flag by reading the receive buffer (RXBn or RXBLn) when a reception error occurs. This register is read-only, in 8-bit or 1-bit units.

(4) 2-frame continuous reception buffer registers 1, 2 (RXB1, RXB2)/receive buffer registers L1, L2 (RXBL1, RXBL2)

The RXBn register is a 16-bit buffer register that holds receive data (during 2-frame continuous reception (UMSR bit of ASIMn1 register = 1), during 9-bit extended data reception (EBS bit of ASIMn1 register = 1)) (n = 1, 2). During 7 or 8 bit/character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXBn, and for access to the lower 8 bits, specify RXBLn.

In the receive enabled status, receive data is transferred from the receive shift register to the receive buffer in synchronization with the end of shift-in processing for 1 frame of data.

The reception completion interrupt request (INTSRn) is generated upon transfer of data to the receive buffer (when 2-frame continuous reception is specified, receive buffer transfer of the second frame).

In the reception disabled status, transfer processing to the receive buffer is not performed even if shift-in processing for 1 frame of data has been completed, and the contents of the receive buffer are held.

Neither is a reception completion interrupt request generated.

The RXBn register is read-only, in 16-bit units, and the RXBLn register is read-only, in 8-bit units.

(a) When 2-frame continuous reception is set

When 9-bit extension is set, the extension bit (RXB8) is stored in the RB8 bit of the ASISn register simultaneously with saving to the receive buffer.

(c) Cautions

<1> Operation upon occurrence of overrun error during 2-frame continuous reception

454 User's Manual U14492EJ6V0UD

(5) 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmit shift registers L1, L2 (TXSL1, TXSL2)

The TXSn register is a 9-bit/2-frame continuous transmission processing shift register ($n = 1, 2$). Transmission is started by writing data to this register.

A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXSn data.

For 16-bit access to this register, specify TXSn, and for access to the lower 8 bits, specify TXSLn.

The TXSn register is write-only, in 16-bit units, and the TXSLn register is write-only, in 8-bit units.

Caution TXSn, TXSLn can be read, but since shifting is done in synchronization with the shift clock, the data that is read cannot be guaranteed.

10.3.4 Interrupt requests

The following two types of interrupt request are generated from UARTn $(n = 1, 2)$.

- Reception completion interrupt (INTSRn)
- Transmission completion interrupt (INTSTn)

The reception completion interrupt has higher default priority than the transmission completion interrupt.

(1) Reception completion interrupt (INTSRn)

In the reception enabled state, the reception completion interrupt (INTSRn) is generated when data in the receive shift register undergoes shift-in processing and is transferred to the receive buffer.

The reception completion interrupt request (INTSRn) is generated following stop bit sampling. The reception completion interrupt (INTSRn) is generated upon occurrence of an error.

In the reception disabled state, no reception completion interrupt is generated.

Caution A reception completion interrupt (INTSRn) is generated when the last bit of receive data (stop bit) is sampled.

(2) Transmission completion interrupt (INTSTn)

Since UARTn does not have a transmit buffer, a transmission completion interrupt request (INTSTn) is generated when one frame of data containing 7-bit or 8-bit characters or two frames of data containing 9-bit characters are shifted out from the transmit shift register (TXSn, TXSLn).

10.3.5 Operation

(1) Data format

Full-duplex serial data is transmitted and received.

Figure 10-16 shows the format of transmit/receive data. One data frame consists of a start bit, character bits, a parity bit, and a stop bit(s). When 2 data frame transfer is set, both frames have the above-described format.

Specification of the character bit length in one data frame, parity selection, and specification of the stop bit length is done using asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20). Specification of the number of frames and specification of the extension bit is done with asynchronous serial interface mode registers 11, 21 (ASIM11, ASIM21). Data is transmitted LSB first.

Figure 10-16. Asynchronous Serial Interface Transmit/Receive Data Format

		ASIMn0, ASIMn1 Register Settings		Data Format					
CL Bit	PS1 Bit	PS0 Bit	SL Bit	EBS Bit	D ₀ to D ₆	D7	D ₈	D ₉	D ₁₀
Ω	0	0	$\mathbf 0$	Ω	DATA	Stop bit			
Other than $PS1 = PS0 = 0$ Ω					DATA	Parity bit	Stop bit		
1	$\mathbf 0$	0			DATA	DATA	Stop bit		
Other than $PS1 = PS0 = 0$ 1.				DATA	DATA	Parity bit	Stop bit		
Ω	0	0	1	Ω	DATA	Stop bit	Stop bit		
Ω	Other than $PS1 = PS0 = 0$				DATA	Parity bit	Stop bit	Stop bit	
1	$\mathbf 0$	0			DATA	DATA	Stop bit	Stop bit	
1.	Other than $PS1 = PS0 = 0$				DATA	DATA	Parity bit	Stop bit	Stop bit
Ω	Ω	0	Ω	$\mathbf{1}$	DATA	Stop bit		$\hspace{0.05cm}$	
Ω	Other than $PS1 = PS0 = 0$				DATA	Parity bit	Stop bit		
1	Ω	Ω			DATA	DATA	DATA	Stop bit	
Other than $PS1 = PS0 = 0$ 1.				DATA	DATA	Parity bit	Stop bit		
Ω	Ω	0	1	$\mathbf{1}$	DATA	Stop bit	Stop bit		
$\mathbf{0}$	Other than $PS1 = PS0 = 0$				DATA	Parity bit	Stop bit	Stop bit	
1.	$\mathbf 0$	0			DATA	DATA	DATA	Stop bit	Stop bit
Other than $PS1 = PS0 = 0$ 1.					DATA	DATA	Parity bit	Stop bit	Stop bit

Table 10-6. ASIMn0, ASIMn1 Register Settings and Data Format

(2) Transmission operation

The transmission operation is started by writing data to 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmit shift registers L1, L2 (TXSL1, TXSL2).

Following data write, the start bit is transmitted from the next shift timing.

Since the UARTn does not have a CTS (transmission enable signal) input pin, use a port when the other party confirms the reception enabled status ($n = 1, 2$).

(a) Transmission operation start

The transmission operation is started by writing transmit data to 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmit shift registers L1, L2 (TXSL1, TXSL2). Then data is output in sequence from LSB to the TXDn pin (transmission in sequence from the start bit). A start bit, parity bit, and stop bit(s) are automatically added.

(b) Transmission interrupt request

When the transmit shift register becomes empty upon completion of the transmission of 1 or 2 frames of data, a transmission completion interrupt request (INTSTn) is generated. The INTSTn interrupt generation timing differs depending on the specified stop bit length. The INTSTn interrupt is generated at the same time that the last stop bit is output.

The transmission operation remains stopped until the data to be transmitted next has been written to the TXSn/TXSLn registers.

Figure 10-17 shows the INTSTn interrupt generation timing.

- **Cautions 1. Normally, the transmission completion interrupt (INTSTn) is generated when the transmit shift register becomes empty. However, if the transmit shift register has become empty due to input of RESET, no transmission completion interrupt (INTSTn) is generated.**
	- **2. No data can be written to the TXSn or TXSLn registers during transmission operation until INTSTn is generated. Even if data is written, this does not affect the transmission operation.**

Figure 10-17. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission of 3 or more frames

In addition to the 1-frame/2-frame transmission function, UARTn also enables continuous transmission of 3 or more frames, using the method shown below ($n = 1, 2$).

(a) How to continuously transmit 3 or more frames (when the stop bit is 1 bit (SL bit = 0))

Three frames can be continuously transmitted by writing transmit data to the TXSn/TXSLn register in the period between the generation of the transmission completion interrupt request (INTSTn) and 4×2 /fxx before the output of the last stop bit.

The INTSTn interrupt becomes high level $2/fxx$ after being output and returns to low level $2/fxx$ later. TXSn/TXSLn can only be written after the INTSTn interrupt level has fallen. The time from INTSTn interrupt generation to the completion of transmit data writing (t) is therefore indicated by the following expression.

t = (Time of one stop bit) – $(2 \times 2$ /fxx + 4 \times 2/fxx)

 $fxx =$ Internal system clock

Caution 4 × **2/fXX has a margin of double the clock that can actually be used for operation.**

Example Count clock frequency = 32 MHz = 32,000,000 Hz Target baud rate in synchronous mode $= 9,600$ bps

> $t = (1/9615.385) - ((4 + 8)/32,000,000)$ $= 104.000 - 0.375$ $= 103.625 [\mu s]$

Therefore, be sure to write transmit data to TXSn/TXSLn within 103 μ s of the generation of the INTSTn interrupt.

Note, however, that because writing to TXSn/TXSLn may be delayed depending on the priority order of the INTSTn interrupt or the interrupt servicing time, be sure to allow sufficient time for writing transmit data after the INTSTn interrupt has been generated. If there is not enough time for continuous transmission due to a delay in writing to TXSn/TXSLn, a 1-bit high level is transmitted.

Note also that if the stop bit length is 2 bits (SL bit $= 1$), the INTSTn interrupt will be generated when the second stop bit is output.

(4) Reception operation

The reception wait status is entered by setting the RXEn bit of the ASIMn0 register to 1 (n = 1, 2). To start the reception operation, first perform start bit detection. Start bit detection is done by performing sampling of the RXDn pin. When the reception operation is started, serial data is stored to the receive shift register in sequence at the set baud rate. Each time reception of 2 frames or 1 frame of RXBn or RXBLn data has been completed, a reception completion interrupt (INTSRn) is generated. Receive data is transmitted from the receive buffer (RXBn/RXBLn) to memory when this interrupt is serviced.

(a) Reception enabled status

The reception operation is enabled by setting (1) the RXEn bit of the ASIMn0 register.

- RXEn = 1: Reception enabled status
- $RXEn = 0$: Reception disabled status

In the reception disabled status, the reception hardware is in standby in an initialized state. At this time, no reception completion interrupt is generated, and the contents of the receive buffer are held.

(b) Start of reception operation

The reception operation is started through detection of the start bit.

• **In asynchronous mode (MOD bit of ASIMn1 register = 0)**

The RXDn pin is sampled using the serial clock from the baud rate generator. After 8 serial clocks have been output following detection of the falling edge of the RXDn pin, the RXDn pin is again sampled. If a low level is detected at this time, the falling edge of the RXDn pin is interpreted as a start bit, the operation shifts to reception processing, and the RXDn pin input is sampled from this point on in units of 16 serial clock output.

If the high level is detected during sampling after 8 serial clocks from detection of the falling edge of the RXDn pin, this falling edge is not recognized as a start bit. The serial clock counter that generates the sample timing is initialized and stops, and input of the next falling edge is waited for.

• **In synchronous mode (MOD bit of ASIMn1 register = 1)**

The RXDn pin is sampled using the serial clock from the baud rate generator or at the rising edge of serial clock I/O. If the RXDn pin is low level at this time, this is interpreted as a start bit and reception processing starts.

If reception data is interrupted at the fixed low level during reception, reception of this receive data (including error detection) is completed and reception completion interrupt is generated. However, even if the RXD line is fixed at low level, the next reception operation is not started (start bit detection is not performed).

Be sure to set the high level when restarting the reception operation. If the high level is not set, the start bit detection position becomes undefined, and correct reception operation cannot be performed.

(c) Reception completion interrupt request

When reception of one frame of data has been completed (stop bit detection) when the RXEn bit of the ASIMn0 register = 1, the receive data in the shift register is transferred to RXBn/RXBLn and a reception completion interrupt request (INTSRn) is generated after 1 frame or 2 frames of data have been transferred to RXBn/RXBLn.

A reception completion interrupt is also generated upon detection of an error.

When the RXEn bit = 0 (reception disabled), no reception completion interrupt is generated.

Figure 10-19. Asynchronous Serial Interface Reception Completion Interrupt Timing

- **Cautions 1. Even if a reception error occurs, be sure to read 2-frame continuous reception buffer register n (RXBn)/receive buffer register n (RXBLn). If the RXBn or RXBLn register is not read, an overrun error will occur at the next data reception, and the reception error state will continue indefinitely.**
	- **2. Reception is always performed with the stop bit length set to 1 bit. A second stop bit is ignored.**

(5) Reception errors

The three types of error flags of parity errors, framing errors, and overrun errors are affected in synchronization with reception operation. As a result of data reception, the PEn, FEn, and OVEn flags of the ASISn register are set (1) and a reception completion interrupt request (INTSRn) is generated at the same time.

The contents of error that occurred during reception can be detected by reading the contents of the PEn, FEn, and OVEn flags of the ASISn register during the INTSRn interrupt servicing.

The contents of the ASISn register are reset (0) by reading the ASISn register (if the next receive data contains an error, the corresponding error flag is set (1)).

Error Flag	Reception Error	Causes
PE _n	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the receive buffer

Table 10-7. Reception Error Causes

(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

<1> During transmission

The parity bit is controlled so that number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

<1> During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission, the parity bit is set to "0" regardless of the transmit data. During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

10.3.6 Synchronous mode

The synchronous mode can be set with the $\overline{\text{ASCKn}}$ pin, which is the serial clock I/O pin (n = 1, 2).

The synchronous mode is set with the MOD bit of the ASIMn1 register, and the serial clock to be used for synchronization is selected with the SCLS bit of the ASIMn0 register.

In the synchronous mode, external clock input is selected when the value of the SCLS bit is 0 (default), and the serial clock output is selected in the case of all other settings. Therefore, when performing settings, make sure that outputs between connection nodes do not conflict.

In the synchronous mode, the falling edge of the serial clock is used as the transmission timing, and the rising edge as the reception timing, but transmit data is output with a delay of 1 system clock (serial clock) (in the external clock synchronous mode, the maximum delay is 2.5 system clocks).

Figure 10-20. Transmission/Reception Timing in Synchronous Mode

Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (1/3)

Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (2/3)

Figure 10-22. Reception Completion Interrupt and Error Interrupt Generation Timing During Synchronous Mode Reception

10.3.7 Dedicated baud rate generators 1, 2 (BRG1, BRG2)

(1) Configuration of baud rate generators 1, 2 (BRG1, BRG2)

For UART1 and UART2, the serial clock can be selected from the dedicated baud rate generator output or internal system clock (fxx) for each channel.

The serial clock source is specified with registers ASIM10 and ASIM20.

If dedicated baud rate generator output is specified, BRG1 and BRG2 are selected as the clock sources.

Since the same serial clock can be shared for transmission and reception for one channel, baud rate is the same for the transmission/reception.

Figure 10-23. Block Diagram of Baud Rate Generators 1, 2 (BRG1, BRG2)

(2) Dedicated baud rate generators 1, 2 (BRG1, BRG2)

BRGn is configured of an 8-bit timer counter for baud rate signal generation, a prescaler mode register that controls the generation of the baud rate signal (PRSMn), a prescaler compare register that sets the value of the 8-bit timer counter (PRSCMn), and a prescaler $(n = 1, 2)$.

(a) Input clock

The internal system clock (fxx) is input to BRGn.

(b) Prescaler mode registers 1, 2 (PRSM1, PRSM2)

The PRSMn register controls generation of the UARTn baud rate signal ($n = 1, 2$). These registers can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the values of the BGCS1 and BGCS0 bits during transmission/ reception operations.

 2. Set PRSMn register other than the UARTCEn bit prior to setting the UARTCEn bit to 1 (n = 1, 2).

	<7>	6	5	$\overline{4}$	3	$\overline{2}$	1	$\mathbf 0$	Address	Initial value	
PRSM1 UARTCE1		0	0	0	0	$\mathbf 0$	BGCS1	BGCS0	FFFFFA2EH	00H	
	<7>	6	5	$\overline{4}$	3	$\overline{2}$	1	$\mathbf 0$	Address	Initial value	
PRSM2 UARTCE2		$\mathbf 0$	0	0	$\mathbf 0$	0	BGCS1	BGCS0	FFFFFA4EH	00H	
Bit position		Bit name	Function								
$\overline{7}$		UARTCEn	Enables baud rate counter operation.								
				0: Stop baud rate counter operation and fix baud rate output signal to "0".							
									1: Enable baud rate counter operation and start baud rate output operation.		
1, 0		BGCS1, BGCS0	Selects count clock to baud rate counter.								
				BGCS1	BGCS0			Count clock selection			
				$\mathbf 0$	0	$f_{XX}/2$					
				0	1	$f_{\text{XX}}/4$					
				1	0	$f_{\text{XX}}/8$					
				1	1	f _{xx} $/16$					
				Remark fxx: Internal system clock							

(c) Prescaler compare registers 1, 2 (PRSCM1, PRSCM2)

PRSCMn is an 8-bit compare register that sets the value of the 8-bit timer counter ($n = 1, 2$). These registers can be read/written in 8-bit units.

- **Cautions 1. The internal timer counter is cleared by writing to the PRSCMn register. Therefore, do not overwrite the PRSCMn register during transmission operation.**
	- **2. Perform PRSCMn register settings prior to setting the UARTCEn bit to 1. If the contents of the PRSCMn register are overwritten when the value of the UARTCEn bit is 1, the cycle of the baud rate signal is not guaranteed.**
	- **3. Set the baud rate to 153,600 bps or lower in asynchronous mode, and 1,000,000 bps or lower in synchronous mode.**

(d) Baud rate generation

First, when the UARTCEn bit of the PRSMn register is overwritten with 1, the 8-bit timer counter for baud rate signal generation starts counting up with the clock selected with bits BGCS1 and BGCS0 of the PRSMn register. The count value of the 8-bit timer counter is compared with the value of the PRSCMn register, and if these values match, a timer count clock pulse of 1 cycle is output to the output controller for the baud rate.

The output controller for the baud rate reverses the baud rate signal in synchronization with the rising edge of the timer count clock when this pulse is "1".

(e) Cycle of baud rate signal

The cycle of the baud rate signal is calculated as follows.

• **When setting value of PRSCMn register is 00H**

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSMn register) \times 256 \times 2

• **In cases other than above**

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSMn register) \times (setting value of PRSCMn register) \times 2

(f) Baud rate setting value

The formulas for calculating the baud rate in the asynchronous mode and the synchronous mode and the formula for calculating the error are as follows.

<1> Formula for calculating baud rate in asynchronous mode

Baud rate =
$$
\frac{f_{XX}}{2 \times m \times 2^k \times 16}
$$
 [bps]

\nfix = Internal system clock frequency [Hz]

\n= CPU clock/2 [Hz]

\nm: Setting value of PRSCMn register (1 ≤ m ≤ 256^{Note})

\nk: Value set with bits BGCS1, BGCS0 of PRSMn register (k = 0, 1, 2, 3)

\nNote The setting of m = 256 is performed by writing 00H to the PRSCMn register.

<2> Formula for calculating the baud rate in synchronous mode

<3> Formula for calculating error

Error
$$
[%]
$$
 = $\left(\frac{\text{Actual band rate} - \text{Target bad rate}}{\text{Target bad rate}}\right) \times 100$

\n**Example** $(9520 - 9600)/9600 \times 100 = -0.833$ [%]

\n**Remark** Actual band rate: Baud rate with error

\nTarget band rate: Normal band rate

<4> Baud rate setting example

In an actual system, the output of a prescaler module, etc. is connected to input clock. Table 10-8 shows the baud rate generator setting data at this time.

Table 10-8. Baud Rate Generator Setting Data (BRG = fXX/2) (1/2)

(a) When fXX = 32 MHz

(b) When fXX = 40 MHz

Table 10-8. Baud Rate Generator Setting Data (BRG = fXX/2) (2/2)

(c) When fXX = 50 MHz

(3) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.

As shown in Figure 10-24, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the PRSCMn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UARTn baud rate

- k: PRSCMn register setting value
- FL: 1-bit data length

When the latch timing margin is 2 clocks of $fxx/2$, the minimum allowable transfer rate (FLmin) is as follows (fxx: Internal system clock).

$$
FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL
$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$
(FLmin/11)^{-1} = \frac{22k}{21k + 2}
$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$
\frac{10}{11} \times \text{FLmax} = 11 \times \text{FL} - \frac{k+2}{2 \times k} \times \text{FL} = \frac{21k-2}{2 \times k} \text{FL}
$$

$$
\text{FLmax} = \frac{21k-2}{20k} \text{FL} \times 11
$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin = (FLmax/11)⁻¹ =
$$
\frac{20k}{21k-2}
$$
 Brate

(4) Transfer rate in 2-frame continuous reception

In 2-frame continuous reception, the timing is initialized by detecting the start bit of the second frame, so the transfer results are not affected.

10.4 Clocked Serial Interfaces 0, 1 (CSI0, CSI1)

10.4.1 Features

- High-speed transfer: Maximum 5 Mbps
- Full-duplex communications

Transmission and reception cannot be performed separately. (Transmission and reception occur at the same time.)

- Master mode or slave mode can be selected
- Transmission data length: 8 bits or 16 bits can be set
- Transfer data direction can be switched between MSB first and LSB first
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SOn: Serial transmit data output

SIn: Serial receive data input

SCKn: Serial clock I/O

- Interrupt sources: 1 type
	- Transmission/reception completion interrupt (INTCSIn)
- Transmission/reception mode and reception-only mode can be specified
- Two transmission buffers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode and repeat transfer mode can be specified

Remark $n = 0, 1$

10.4.2 Configuration

CSIn is controlled via the clocked serial interface mode register (CSIMn) ($n = 0, 1$). Transmission/reception of data is performed by writing/reading the SIOn register ($n = 0, 1$).

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register is an 8-bit register that specifies the operation of CSIn.

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn serial transfer operation.

(3) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data. The SIOn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data. The SIOLn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

- **(5) Clocked serial interface receive buffer registers 0, 1 (SIRB0, SIRB1)** The SIRBn register is a 16-bit buffer register that stores receive data.
- **(6) Clocked serial interface receive buffer registers L0, L1 (SIRBL0, SIRBL1)** The SIRBLn register is an 8-bit buffer register that stores receive data.
- **(7) Clocked serial interface read-only receive buffer registers 0, 1 (SIRBE0, SIRBE1)** The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.
- **(8) Clocked serial interface read-only receive buffer registers L0, L1 (SIRBEL0, SIRBEL1)** The SIRBELn register is an 8-bit buffer register that stores receive data. The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.
- **(9) Clocked serial interface transmit buffer registers 0, 1 (SOTB0, SOTB1)** The SOTBn register is a 16-bit buffer register that stores transmit data.
- **(10) Clocked serial interface transmit buffer registers L0, L1 (SOTBL0, SOTBL1)** The SOTBLn register is an 8-bit buffer register that stores transmit data.
- **(11) Clocked serial interface initial transmit buffer registers (SOTBF0, SOTBF1)** The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the repeat transfer mode.
- **(12) Clocked serial interface initial transmit buffer register L (SOTBFL0, SOTBFL1)** The SOTBFLn register is an 8-bit buffer register that stores initial transmit data in the repeat transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCKn pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception operation, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.

Figure 10-25. Block Diagram of Clocked Serial Interface

10.4.3 Control registers

- **(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)** The CSIMn register controls the CSIn operation $(n = 0, 1)$. These registers can be read/written in 8-bit or 1-bit units (however, bit 0 is read-only).
	- **Caution Overwriting the TRMDn, CCL, DIRn, CSIT, and AUTO bits of the CSIMn register can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.**

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn transfer operation ($n = 0, 1$). These registers can be read/written in 8-bit or 1-bit units.

Caution The CSICn register can be overwritten only when the CSICAEn bit of the CSIMn register = 0.

(3) Clocked serial interface receive buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data ($n = 0, 1$).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBn register.

These registers are read-only, in 16-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

Cautions 1. Read the SIRBn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1).

 2. When the single transfer mode has been set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBn register is read during data transfer, the data cannot be guaranteed.

(4) Clocked serial interface receive buffer registers L0, L1 (SIRBL0, SIRBL1)

The SIRBLn register is an 8-bit buffer register that stores receive data ($n = 0, 1$).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBLn register.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBLn register is the same as the lower bytes of the SIRBn register.

- **Cautions 1. Read the SIRBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).**
	- **2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBLn register is read during data transfer, the data cannot be guaranteed.**

(5) Clocked serial interface read-only receive buffer registers 0, 1 (SIRBE0, SIRBE1)

The SIRBEn register is a 16-bit buffer register that stores receive data ($n = 0, 1$).

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn register.

 2. The SIRBEn register can be read only if the 16-bit data length is set (CCL bit of CSIMn register = 1).

(6) Clocked serial interface read-only receive buffer registers L0, L1 (SIRBEL0, SIRBEL1)

The SIRBELn register is an 8-bit buffer register that stores receive data ($n = 0, 1$).

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBELn register.

 2. The SIRBELn register can be read only if the 8-bit data length has been set (CCL bit of CSIMn register = 0).

(7) Clocked serial interface transmit buffer registers 0, 1 (SOTB0, SOTB1)

The SOTBn register is a 16-bit buffer register that stores transmit data ($n = 0, 1$). When the transmission/reception mode is set (TRMDn bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBn register.

These registers can be read/written in 16-bit units.

- **Cautions 1. Access the SOTBn register only when the 16-bit data length is set (CCL bit of CSIMn register = 1).**
	- **2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBn register is accessed during data transfer, the data cannot be guaranteed.**

(8) Clocked serial interface transmit buffer registers L0, L1 (SOTBL0, SOTBL1)

The SOTBLn register is an 8-bit buffer register that stores transmit data ($n = 0, 1$).

When the transmission/reception mode is set (TRMDn bit of CSIMn register $= 1$), the transmission operation is started by writing data to the SOTBLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBLn register is the same as the lower bytes of the SOTBn register.

- **Cautions 1. Access the SOTBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).**
	- **2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBLn register is accessed during data transfer, the data cannot be guaranteed.**

(9) Clocked serial interface initial transmit buffer registers 0, 1 (SOTBF0, SOTBF1)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the repeat transfer mode $(n = 0, 1)$.

The transmission operation is not started even if data is written to the SOTBFn register. These registers can be read/written in 16-bit units.

Caution Access the SOTBFn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFn register is accessed during data transfer, the data cannot be guaranteed.

(10) Clocked serial interface initial transmit buffer registers L0, L1 (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmission data in the repeat transfer mode $(n = 0, 1)$.

The transmission operation is not started even if data is written to the SOTBFLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBFLn register is the same as the lower bytes of the SOTBFn register.

Caution Access the SOTBFLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFLn register is accessed during data transfer, the data cannot be guaranteed.

(11) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data ($n = 0, 1$).

The transfer operation is not started even if the SIOn register is read.

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

Caution Read the SIOn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOn register is read during data transfer, the data cannot be guaranteed.

(12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data ($n = 0, 1$).

The transfer operation is not started even if the SIOLn register is read.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIOLn register is the same as the lower bytes of the SIOn register.

Caution Read the SIOLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOLn register is read during data transfer, the data cannot be guaranteed.

10.4.4 Operation

(1) Single transfer mode

(a) Usage

In the receive-only mode (TRMDn bit of CSIMn register = 0), transfer is started by reading^{Note 1} the receive data buffer register (SIRBn/SIRBLn) $(n = 0, 1)$.

In the transmission/reception mode (TRMDn bit of CSIMn register $= 1$), transfer is started by writing^{Note 2} to the transmit data buffer register (SOTBn/SOTBLn).

In the slave mode, the operation must be enabled beforehand (CSICAEn bit of CSIMn register $= 1$).

When transfer is started, the value of the CSOTn bit of the CSIMn register becomes 1 (transmission execution status).

Upon transfer completion, the transmission/reception completion interrupt (INTCSIn) is set (1), and the CSOTn bit is cleared (0). The next data transfer request is then waited for.

- Notes 1. When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, read the SIRBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, read the SIRBLn register.
	- **2.** When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, write to the SOTBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, write to the SOTBLn register.

Caution When the CSOTn bit of the CSIMn register = 1, do not manipulate the CSIn register.

(b) Clock phase selection

The following shows the timing when changing the conditions for clock phase selection (CKP bit of CSICn register) and data phase selection (DAP bit of CSICn register) under the following conditions.

- Data length = 8 bits (CCL bit of CSIMn register = 0)
- First bit of transfer data = MSB (DIRn bit of CSIMn register = 0)
- No interrupt request signal delay control (CSIT bit of CSIMn register $= 0$)

- **(c) Transmission/reception completion interrupt request signals (INTCSI0, INTCSI1)** INTCSIn is set (1) upon completion of data transmission/reception.
	- **Caution The delay mode (CSIT bit = 1) is valid only in the master mode (bits CKS2 to CKS0 of the CSICn register are not 111B). The delay mode cannot be set when the slave mode is set (bits CKS2 to CKS0 = 111B).**

Figure 10-28. Timing Chart of Interrupt Request Signal Output in Delay Mode (1/2)

Figure 10-28. Timing Chart of Interrupt Request Signal Output in Delay Mode (2/2)

(2) Repeat transfer mode

(a) Usage (receive-only)

- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the receive-only mode (TRMDn bit of CSIMn register $= 0$).
- <2> Read SIRBn register (start transfer with dummy read).
- <3> Wait for transmission/reception completion interrupt request (INTCSIn).
- <4> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), read the SIRBn register^{Note} (reserve next transfer).
- <5> Repeat steps <3> and <4> (N − 2) times (N: Number of transfer data).
- <6> Following output of the last transmission/reception completion interrupt request (INTCSIn), read the SIRBEn register and the SIOn register^{Note}.
- **Note** When transferring N number of data, receive data is loaded by reading the SIRBn register from the first data to the (N − 2)th data. The (N − 1)th data is loaded by reading the SIRBEn register, and the Nth (last) data is loaded by reading the SIOn register.

In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SIRBn register can be read within the next transfer reservation period. If the SIRBn register cannot be read, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last data can be obtained by reading the SIOn register following completion of the transfer.

(b) Usage (transmission/reception)

- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the transmission/reception mode (TRMDn bit of CSIMn register $= 1$).
- <2> Write the first data to the SOTBFn register.
- <3> Write the 2nd data to the SOTBn register (start transfer).
- <4> Wait for a transmission/reception completion interrupt request (INTCSIn).
- <5> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), write the next data to the SOTBn register (reserve next transfer), and read the SIRBn register to load the receive data.
- <6> Repeat steps <4> and <5> as long as data to be sent remains.
- <7> Wait for the INTCSIn interrupt. When the interrupt request signal is set (1), read the SIRBn register to load the (N − 1)th receive data (N: Number of transfer data).
- <8> Following the last transmission/reception completion interrupt request (INTCSIn), read the SIOn register to load the Nth (last) receive data.

Figure 10-30. Repeat Transfer (Transmission/Reception) Timing Chart

In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SOTBn register can be written within the next transfer reservation period. If the SOTBn register cannot be written, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last receive data can be obtained by reading the SIOn register following completion of the transfer.

(c) Next transfer reservation period

In the repeat transfer mode, the next transfer must be prepared with the period shown in Figure 10-31.

Figure 10-31. Timing Chart of Next Transfer Reservation Period (1/2)

Figure 10-31. Timing Chart of Next Transfer Reservation Period (2/2)

(d) Cautions

To continue repeat transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of contention between transfer request clear and register access

Since request cancellation has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.

Figure 10-32. Transfer Request Clear and Register Access Contention

(ii) In case of contention between interrupt request and register access

Since continuous transfer has stopped once, executed as a new repeat transfer. In the slave mode, a bit phase error transfer error results (refer to **Figure 10-33**). In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.

Figure 10-33. Interrupt Request and Register Access Contention

10.4.5 Output pins

(1) SCKn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register $= 0$), the \overline{SCKn} pin output status is as follows $(n = 0, 1)$.

Table 10-9. SCKn Pin Output Status

Remarks 1. $n = 0, 1$

2. When any of bits CKP and CKS2 to CKS0 of the CSICn register is overwritten, the SCKn pin output changes.

(2) SOn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the SOn pin output status is as follows $(n = 0, 1)$.

Table 10-10. SOn Pin Output Status

Remarks 1. $n = 0, 1$

- **2.** When any of bits TRMDn, CCL, DIRn, and AUTO of the CSIMn register or DAP bit of the CSICn register is overwritten, the SOn pin output changes.
- **3.** SOTBm: Bit m of SOTBn register $(m = 0, 7, 15)$
- **4.** SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)

10.4.6 Dedicated baud rate generator 3 (BRG3)

(1) Configuration of baud rate generator 3 (BRG3)

The CSI0 and CSI1 serial clocks can be selected from the dedicated baud rate generator output or internal system clock (fxx).

The serial clock source is specified with registers CSIC0 and CSIC1.

If dedicated baud rate generator output is specified, BRG3 is selected as the clock source.

Since the same serial clock can be shared for transmission and reception, baud rate is the same for the transmission/reception.

Figure 10-34. Block Diagram of Baud Rate Generator 3 (BRG3)

(2) Dedicated baud rate generator 3 (BRG3)

BRG3 is configured of an 8-bit timer counter that generates the baud rate signal, a prescaler mode register 3 (PRSM3) that controls baud rate signal generation, a prescaler compare register 3 (PRSCM3) that sets the value of the 8-bit timer counter, and a prescaler.

(a) Input clock

The internal system clock (fxx) is input to BRG3.

(b) Prescaler mode register 3 (PRSM3)

The PRSM3 register controls generation of the CSI0 and CSI1 baud rate signals. This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the values of the BGCS1 and BGCS0 bits during transmission/ reception operation.

 2. Set the PRSM3 register prior to setting the CSICAEn bit of the CSIMn register to 1 (n = 0, 1).

	7	6	5	4	3	$\overline{2}$	1	0	Address	Initial value	
PRSM3	0	0	0	CE	0	0	BGCS1	BGCS0	FFFFF920H	00H	
Bit position Bit name				Function							
	CE 4 Enables baud rate counter operation. 0: Stop baud rate counter operation and fix baud rate output signal to 0. 1: Enable baud rate counter operation and start baud rate output operation.										
	1, 0	BGCS1, Selects count clock for baud rate counter. BGCS0									
				BGCS1	BGCS0			Count clock selection			
				Ω	Ω	$f_{\text{XX}}/4$					
				Ω	1	$f_{\text{XX}}/8$					
				1	$\mathbf{0}$	f _{xx} $/16$					
					1		$f_{\text{XX}}/32$				
		Remark fxx: Internal system clock									

(c) Prescaler compare register 3 (PRSCM3)

PRSCM3 is an 8-bit compare register that sets the value of the 8-bit timer counter. This register can be read/written in 8-bit units.

- **Cautions 1. The internal timer counter is cleared by writing to the PRSM3 register. Therefore, do not write to the PRSCM3 register during transmission.**
	- **2. Set the PRSCM3 register prior to setting the CSICAEn bit of the CSIMn register to 1. If the contents of the PRSCM3 register are overwritten when the value of the CSICAEn bit is 1, the cycle of the baud rate signal is not guaranteed.**

(d) Baud rate signal cycle

The baud rate signal cycle is calculated as follows.

• **When setting value of PRSCM3 register is 00H** (Cycle of signal selected with bits BGCS1, BGCS0 of PRSM3 register) \times 256 \times 2

• **In cases other than above**

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSM3 register) × (setting value of PRSCM3 register) \times 2

(e) Baud rate setting value

Table 10-11. Baud Rate Generator Setting Data

(a) When fXX = 32 MHz

(b) When fXX = 40 MHz

(c) When fXX = 50 MHz

Caution Set the transfer clock so that it does not fall below the minimum value of 200 ns of the SCKn cycle (tCYSK1) prescribed in the electrical specifications.

CHAPTER 11 FCAN CONTROLLER

The V850E/IA1 features a 1 channel on-chip FCAN (Full Controller Area Network) controller that complies with the CAN specification Ver. 2.0, PartB active.

11.1 Function Overview

Table 11-1 presents an overview of V850E/IA1 functions.

Table 11-1. Overview of Functions

Remark $n = 00$ to 31

11.2 Configuration

FCAN is composed of the following four blocks.

(1) NPB interface

This functional block provides an NPB (NEC peripheral I/O bus) interface as a means of transmitting and receiving signals.

(2) MAC (Memory Access Controller)

This functional block controls access to the CAN module and to the CAN RAM within the FCAN.

(3) CAN module

This functional block is involved in the operation of the CAN protocol layer and its related settings.

(4) CAN RAM

This is the CAN memory functional block, which is used to store message IDs, message data, etc.

11.3 Configuration of Messages and Buffers

Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name
xxxxm800H to xxxxm81FH	Message buffer 0 field	xxxxmA00H to xxxxmA1FH	Message buffer 16 field
xxxxm820H to xxxxm83FH	Message buffer 1 field	xxxxmA20H to xxxxmA3FH	Message buffer 17 field
xxxxm840H to xxxxm85FH	Message buffer 2 field	xxxxmA40H to xxxxmA5FH	Message buffer 18 field
xxxxm860H to xxxxm87FH	Message buffer 3 field	xxxxmA60H to xxxxmA7FH	Message buffer 19 field
xxxxm880H to xxxxm89FH	Message buffer 4 field	xxxxmA80H to xxxxmA9FH	Message buffer 20 field
xxxxm8A0H to xxxxm8BFH	Message buffer 5 field	xxxxmAA0H to xxxxmABFH	Message buffer 21 field
xxxxm8C0H to xxxxm8DFH	Message buffer 6 field	xxxxmAC0H to xxxxmADFH	Message buffer 22 field
xxxxm8E0H to xxxxm8FFH	Message buffer 7 field	xxxxmAE0H to xxxxmAFFH	Message buffer 23 field
xxxxm900H to xxxxm91FH	Message buffer 8 field	xxxxmB00H to xxxxmB1FH	Message buffer 24 field
xxxxm920H to xxxxm93FH	Message buffer 9 field	xxxxmB20H to xxxxmB3FH	Message buffer 25 field
xxxxm940H to xxxxm95FH	Message buffer 10 field	xxxxmB40H to xxxxmB5FH	Message buffer 26 field
xxxxm960H to xxxxm97FH	Message buffer 11 field	xxxxmB60H to xxxxmB7FH	Message buffer 27 field
xxxxm980H to xxxxm99FH	Message buffer 12 field	xxxxmB80H to xxxxmB9FH	Message buffer 28 field
xxxxm9A0H to xxxxm9BFH	Message buffer 13 field	xxxxmBA0H to xxxxmBBFH	Message buffer 29 field
xxxxm9C0H to xxxxm9DFH	Message buffer 14 field	xxxxmBC0H to xxxxmBDFH	Message buffer 30 field
xxxxm9E0H to xxxxm9FFH	Message buffer 15 field	xxxxmBE0H to xxxxmBFFH	Message buffer 31 field

Table 11-2. Configuration of Messages and Buffers

- **Note** CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.
- **Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.**
	- • **Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programmable I/O Area field.**
	- • **Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.**
- **Remark** For details of message buffers, see **3.4.9 Programmable peripheral I/O registers**.

11.4 Time Stamp Function

The FCAN controller supports a time stamp function. This function is needed to build a global time system. The time stamp function is implemented using a 16-bit free-running time stamp counter.

Two types of time stamp function can be selected for message reception in the FCAN controller. Use bit 3 (TMR) of the CAN1 control register (C1CTRL) to set the desired time stamp function. When the TMR bit is 0, the time stamp counter value is captured after the SOF is detected on the CAN bus (see **Figure 11-2**) and when the TMR bit is 1, the time stamp counter value is captured after the EOF is detected on the CAN bus (a valid message is confirmed) (see **Figure 11-3**).

Figure 11-2. Time Stamp Function Setting for Message Reception (When C1CTRL Register's TMR Bit = 0)

Figure 11-3. Time Stamp Function Setting for Message Reception (When C1CTRL Register's TMR Bit = 1)

In a global time system, the timer value must be captured using the SOF.

In addition, the ability to capture the time stamp counter value when message is stored in CAN message buffer n is useful for evaluating the FCAN controller's performance.

The captured time stamp counter value is stored in CAN message buffer n, so CAN message buffer n has its own time stamp function ($n = 00$ to 31).

When the SOF is detected on the CAN bus while transmitting a message, there is an option to replace the last two bytes of the message with the captured time stamp counter value by setting bit 5 (ATS) of CAN message control register n (M_CTRLn). This function can be selected for CAN message buffer n on a buffer by buffer basis. Figure 11-4 shows the time stamp setting when the ATS bit $= 1$.

Figure 11-4. Time Stamp Function Setting for Message Transmission (When M_CTRL Register's ATS Bit = 1)

Remark $n = 00$ to 31

Table 11-3. Example When Adding Captured Time Stamp Counter Value to Last 2 Bytes of Transmit Message

Notes 1. See **11.10 (2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)**.

2. The lower 8 bits of the time stamp counter value when the SOF is detected on the CAN bus

3. The higher 8 bits of the time stamp counter value when the SOF is detected on the CAN bus

Remark $n = 00$ to 31

11.5 Message Processing

A modular system is used for the FCAN controller. Consequently, messages can be placed at any location within the message area.

The messages can be linked to mask functions that are in turn linked to CAN modules.

11.5.1 Message transmission

The FCAN system is a multiplexed communication system. The priority of message transmission within this system is determined based on message identifiers (IDs).

To facilitate communication processing by application software when there are several messages awaiting transmission, the CAN module uses hardware to check the message IDs and automatically determine whether or not linked messages are prioritized.

This eliminates the need for software-based priority control.

In addition, the priority at transmission can be controlled by setting the PBB bit of the C1DEF register.

• When the PBB bit is set to 0 (see **Figure 11-5**)

Transmission priority is controlled by the identifier (ID).

The number**Note** of messages waiting to be transmitted in the message buffer that can be set simultaneously by application software is up to five messages per CAN module.

Note The number of message buffers when the TRQ bit of the M_STAT00 to M_STAT31 registers = 1.

• When the PBB bit is set to 1 (see **Figure 11-6**)

Transmission priority is controlled by the message numbers.

 The number of messages waiting to be transmitted in the message buffer is not limited by the application software.

11.5.2 Message reception

When two or more message buffers of the CAN module receive a message, the storage priority of the received messages is as follows (the storage priority differs between data frames and remote frames).

Table 11-4. Storage Priority for Data Frame Reception

Table 11-5. Storage Priority for Remote Frame Reception

A message (data frame or remote frame) is always stored in a receive message buffer with a higher priority, not in a receive buffer with a lower priority. For example, when the unmasked receive message buffer and the message buffer linked to mask 0 have the same ID, a message is always stored in the unmasked receive message buffer even if the unmasked receive message buffer has already received a message.

When two or more message buffers with the same priority exist in the same CAN module, the priority is as follows.

Table 11-6. Priority of Same Priority Level

When two or more message buffers with the same priority exist, the message buffer with the smaller message number takes precedence.

Also, when two or more message buffers with the same ID exist, the message buffer with the smaller message number takes precedence.

11.6 Mask Function

A mask linkage function can be defined for each received message.

This means that there is no need to distinguish between local masks and global masks.

When the mask function is used, the received message's identifier is compared with the message buffer's identifier and the message can be stored in the defined message buffer regardless of whether the mask sets "0" or "1" as a result of the comparison.

When the mask function is operating, a bit whose value is defined as "1" by masking is not subject to the abovementioned comparison between the received message's identifier and the message buffer's identifier.

However, this comparison is performed for any bit whose value is defined as "0" by masking.

For example, let us assume that all messages that have a standard-format ID in which bits ID27 to ID25 = 0 and bits ID24 and ID22 = 1 are to be stored in message buffer 14 (which is linked by mask 1 as explained in **11.10 (7)**). The procedure for this example is shown below.

<1> Identifier bits to be stored in message buffer

<2> Identifier bits set to message buffer 14 (example) (Using CAN message ID registers L14 and H14 (M_IDL14 and M_IDH14))

Message buffer 14 is set as a standard-format identifier linked to mask 1 (see **11.10 (7)**).

<3> Mask setting for mask 1 (example)

(Using CAN1 address mask 1 registers L and H (C1MASKL1 and C1MASKH1))

11.7 Protocol

FCAN is a high-speed multiplex communication protocol designed to enable real-time communications in automotive applications. The CAN specification is generally divided into two layers (physical layer and data link layer). The data link layer is further divided into logical link control and medium access control. The composition of these layers is illustrated below.

Figure 11-7. Composition of Layers

11.7.1 Protocol mode function

(1) Standard format mode

2048 different identifiers can be set in this mode.

The standard format mode uses 11-bit identifiers, which means that it can handle up to 2032 messages.

(2) Extended format mode

This mode is used to extend the number of identifiers that can be set.

- While the standard format mode uses 11-bit identifiers, the extended format mode uses 29-bit (11 bits + 18 bits) identifiers which expands the amount of messages that can be handled to 2048 \times 2¹⁸ messages.
- Extended format mode is set when "recessive (R): recessive in wired OR" is set for both the SRR and IDE bits in the arbitration field.
- When an extended format mode message and a standard format mode remote frame are transmitted at the same time, the node that transmitted the extended format mode message is set to receive mode.

11.7.2 Message formats

Four types of frames are used in CAN protocol messages. The output conditions for each type of frame are as follows.

- Data frame: Frame used for transmit data
- Remote frame: Frame used for transmit requests from receiving side
- Error frame: Frame that is output when an error has been detected
- Overload frame: Frame that is output when receiving side is not ready

Remark Dominant (D): Dominant in wired OR Recessive (R): Recessive in wired OR In the figure shown below, $(D) = 0$ and $(R) = 1$.

(1) Data frame and remote frame

<1> Data frame

A data frame is the frame used for transmit data. This frame is composed of seven fields.

Figure 11-8. Data Frame

<2> Remote frame

A remote frame is transmitted when the receiving node issues a transmit request.

A remote frame is similar to a data frame, except that the "data field" is deleted and the RTR bit of the "arbitration field" is recessive.

(2) Description of fields

<1> Start of frame (SOF)

The start of frame field is a 1-bit dominant (D) field that is located at the start of a data frame or remote frame.

- The start of frame field starts when the bus line level changes.
- When "dominant (D)" is detected at the sample point, reception continues.
- When "recessive (R)" is detected at the sample point, bus idle mode is set.

<2> Arbitration field

The arbitration field is used to set the priority, data frame or remote frame, and protocol mode. This field includes an identifier, frame setting (RTR bit), and protocol mode setting bit.

Table 11-7. RTR Bit Settings

Table 11-8. Protocol Mode Setting and Number of Identifier (ID) Bits

<3> Control field

The control field sets "N" as the number of data bytes in the data field ($N = 0$ to 8). r1 and r0 are fixed as dominant (D). The data length code bits (DLC3 to DLC0) set the byte count.

Remark DLC3 to DLC0: Bits 3 to 0 in CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31) (see **11.10 (2)**)

In standard format mode, the arbitration field's IDE bit is the same bit as the r1 bit.

		Data Length Code	Data Byte Count	
DLC3	DLC ₂	DLC1	DLC0	
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
Ω	1	Ω	Ω	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	$\mathbf{1}$	7 bytes
1	Ω	o	0	8 bytes
		Other than above	8 bytes regardless of the values of DLC3 to DLC0	

Table 11-9. Data Length Code Settings

Caution In the remote frame, there is no data field even if the data length code is not 0000B.

<4> Data field

The data field contains the amount of data set by the control field. Up to 8 units of data can be set.

Remark Data units in the data field are each 8 bits long and are ordered MSB first.

Figure 11-14. Data Field

<5> CRC field

The CRC field is a 16-bit field that is used to check for errors in transmit data. It includes a 15-bit CRC sequence and a 1-bit CRC delimiter.

Figure 11-15. CRC Field

- The polynomial P(X) used to generate the 15-bit CRC sequence is expressed as: $X^{15} + X^{14} + X^{10} + X^{11} + X^{10} + X^{$ $X^8 + X^7 + X^4 + X^3 + 1$
- Transmitting node: No bit stuffing in start of frame, arbitration field, control field, or data field: The transferred CRC sequence is calculated entirely from basic data bits.
- Receiving node: The CRC sequence calculated using data bits that exclude the stuffing bits in the receive data is compared with the CRC sequence in the CRC field. If the two CRC sequences do not match, the node is passed to an error frame.

<6> ACK field

The ACK field is used to confirm normal reception. It includes a 1-bit ACK slot and a 1-bit ACK delimiter.

• The receiving node outputs the following depending on whether or not an error is detected between the start of frame field and the CRC field.

If an error is detected: ACK slot = Recessive (R)

If no error is detected: ACK slot = Dominant (D)

• The transmitting node outputs two "recessive (R)" bits and confirms the receiving node's receive status.

<7> End of frame (EOF)

The end of frame field indicates the end of transmission or reception. It includes 7 "recessive (R)" bits.

Figure 11-17. End of Frame (EOF)

<8> Interframe space

The interframe space is inserted after the data frame, remote frame, error frame, and overload frame to separate one frame from the next one.

Error active node

When the bus is idle, transmit enable mode is set for each node. Transmission then starts from a node that has received a transmit request.

If the node is an error active node, the interframe space is composed of a 3- or 2-bit intermission field and bus idle field.

• Error passive node

After an 8-bit bus idle field, transmit enable mode is set. Receive mode is set if a transmission starts from a different node in bus idle mode.

The error passive node is composed of an intermission field, suspend transmission field, and bus idle field.

Table 11-10. Operation When Third Bit of Intermission Is "Dominant (D)"

<9> Error frame

An error frame is used to output from a node in which an error has been detected.

When a passive error flag is being output, if there is "dominant (D)" output from another node, the passive error flag does not end until 6 consecutive bits are detected on the same level. If the bit following the 6 consecutive "recessive (R)" bits is "dominant (D)", the error frame ends when the next "recessive (R)" bit is detected.

Figure 11-19. Error Frame

<10> Overload frame

An overload frame is output starting from the first bit in an intermission in cases where the receiving node is not yet ready to receive.

If a bit error is detected in intermission mode, it is output starting from the bit following the bit where the bit error was detected.

11.8 Functions

11.8.1 Determination of bus priority

(1) When one node has started transmitting

• In bus idle mode, the node that outputs data first starts transmission.

(2) When several nodes have started transmitting

- The node that has the longest string of consecutive "dominant (D)" bits starting from the first bit in the arbitration field has top priority for bus access ("dominant (D)" bits take precedence due to wired OR bus arbitration).
- The transmitting node compares the arbitration field which it has output and the bus data level.

Table 11-11. Determination of Bus Priority

(3) Priority between data frame and remote frame

• If a bus conflict occurs between a data frame and a remote frame, the data frame takes priority because its last bit (RTR) is "dominant (D)".

11.8.2 Bit stuffing

Bit stuffing is when one bit of inverted data is added for resynchronization to prevent burst errors when the same level is maintained for five consecutive bits.

Table 11-12. Bit Stuffing

11.8.3 Multi-master

Since bus priority is determined based on the identifier, any node can be used as the bus master.

11.8.4 Multi-cast

Even when there is only one transmitting node, the same identifier can be set for several nodes, so that the same data can be received by several nodes at the same time.

11.8.5 CAN sleep mode/CAN stop mode function

The CAN sleep mode/CAN stop mode function is able to set the FCAN controller to sleep (standby) mode to reduce power consumption.

The CAN sleep mode is set via the procedure stipulated in the CAN specification. The CAN sleep mode can be set to wake up by the bus operation, however the CAN stop mode cannot be set to wake up by the bus operation (this is controlled via CPU access).

11.8.6 Error control function

(1) Types of errors

Table 11-13. Types of Errors

(2) Error frame output timing

Table 11-14. Error Frame Output Timing

(3) Handling of errors

The transmitting node retransmits the data frame or remote frame after the error frame has been transmitted.
(4) Error statuses

(a) Types of error statuses

The three types of error statuses are listed below.

Error active Error passive Bus off

- Error status is controlled by the transmit error counter and receive error counter (see **11.10 (23) CAN1 error count register (C1ERC)**).
- The various error statuses are categorized according to their error counter values.
- The error flags used to output error statuses differ between transmit and receive operations.
- When the error counter value reaches 96 or more, the bus status must be tested since the bus may become seriously damaged.
- During startup, if only one node is active, the error frame and data are repeatedly resent because no ACK is returned even data has been transmitted.

 In such cases, bus off mode cannot be set. Even if the node that is sending the transmit message repeatedly experiences an error status, bus off mode cannot be set.

Table 11-15. Types of Error Statuses

(b) Error counter

The error counter value is incremented each time an error occurs and is decremented when a transmit or receive operation ends normally. The count-up/count-down timing occurs at the first bit of the error delimiter.

Table 11-16. Error Counter

(c) Occurrence of bit error during intermission

In this case, an overload frame occurs.

Caution When an error occurs, error control is performed according to the contents of the transmitting and receiving error counters as they existed prior to the error's occurrence. The error counter value is incremented only after an error flag has been output.

11.8.7 Baud rate control function

(1) Prescaler

The FCAN controller of the V850E/IA1 includes a prescaler for dividing the clock supplied to the CAN (fMEM1). This prescaler generates a clock (fBTL) that is based on a division ratio ranging from 2 to 128 applied to the CAN base clock (fMEM) when the C1BRP register's TLM bit = 0 and based on a division ratio ranging from 2 to 256 applied to the CAN base clock (fMEM) when the TLM bit = 1 (refer to **11.10 (26) CAN1 bit rate prescaler register (C1BRP)**).

(2) Nominal bit time (8 to 25 time quantum)

A definition of 1 data bit time is shown below.

Remark 1 time quantum = $1/f_{\text{BTL}}$

Figure 11-21. Nominal Bit Time

Note IPT: Information Processing Time

 IPT is a period in which the current bit level is referenced and judgment for the next processing is performed. IPT is indicated by the expression below using the clock supplied to CAN (fMEM1). $IPT = 1/f_{MEM1} × 3$

(3) Data bit synchronization

- Since the receiving node has no synchronization signal, synchronization is performed using level changes that occur on the bus.
- As for the transmitting node, data is transmitted in sync with the transmitting node's bit timing.

(a) Hardware synchronization

This is bit synchronization that is performed when the receiving node has detected a start of frame in bus idle mode.

- When a falling edge is detected on the bus, the current bit is assigned to the sync segment and the next bit is assigned to the prop segment. In such cases, synchronization is performed regardless of the SJW.
- Since bit synchronization must be established after a reset or after a wake-up, hardware synchronization is performed only at the first level change that occurs on the bus (for the second and subsequent level changes, bit synchronization is performed as shown below).

Figure 11-22. Coordination of Data Bit Synchronization

(b) Resynchronization

Resynchronization is performed when a level change is detected on the bus (only when the previous sampling is at the recessive level) during a receive operation.

• The edge's phase error is produced by the relative positions of the detected edge and sync segment. <Phase error symbols>

0: When edge is within sync segment

Positive: Edge is before sample point (phase error)

Negative: Edge is after sample point (phase error)

- When the edge is detected as within the bit timing specified by the SJW, synchronization is performed in the same way as hardware synchronization.
- When the edge is detected as extending beyond the bit timing specified by the SJW, synchronization is performed on the following basis.

 When phase error is positive: Phase segment 1 is lengthened to equal the SJW When phase error is negative: Phase segment 2 is shortened to equal the SJW

• A "shifting" of the baud rate for the transmitting and receiving nodes moves the relative position of the sample point for data on the receiving node.

Figure 11-23. Resynchronization

11.9 Cautions on Bit Set/Clear Function

The FCAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN interface. An operation error occurs if the following registers are written to directly, so do not directly write (via bit manipulation, read/modify/write, or direct writing of target values) values to them.

- CAN global status register (CGST)
- CAN global interrupt enable register (CGIE)
- CAN1 control register (C1CTRL)
- CAN1 definition register (C1DEF)
- CAN1 interrupt enable register (C1IE)

All 16 bits in the above registers can be read via the usual method. Use the procedure described in Figure 11-24 below to set or clear the lower 8 bits in these registers.

Setting or clearing of lower 8 bits in the above registers is performed in combination with the higher 8 bits (see **Figure 11-25**). Figure 11-24 shows how the values of set bits or clear bits relate to set/clear/no change operations in the corresponding register.

Figure 11-24. Example of Bit Setting/Clearing Operations

ı

Figure 11-25. 16-Bit Data During Write Operation

11.10 Control Registers

(1) FCAN clock selection register (PRM04)

The PRM04 register is used to select the clock (fMEM1) supplied to CAN1. The clock is selected according to the clock frequency. This register can be read/written in 8-bit or 1-bit units.

Caution Set this register before using FCAN.

(2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)

The M_DLCn register sets the byte count in the data field of CAN message buffer n ($n = 00$ to 31). When receiving, the receive data field's byte count is set (to 1). These registers can be read/written in 8-bit units.

Caution When receiving a remote frame with an extended ID and storing it in the receive message buffer, the values of DLC3 to DLC0 in the message buffer are cleared to 0 regardless of the values of DLC3 to DLC0 on the CAN bus.

Note RFU (Reserved for Future Use) indicates a reserved bit. Be sure to clear this bit to 0 when writing the M_DLCn register.

(3) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)

The M_CTRLn register is used to set the frame format of the data field in messages stored in CAN message buffer $n (n = 00 to 31)$.

These registers can be read/written in 8-bit units.

(2/2)

(4) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31)

The M_TIMEn register is the register where the time stamp counter value is written upon completion of data reception ($n = 00$ to 31).

These registers can be read/written in 16-bit units.

Table 11-19. Addresses of M_TIMEn (n = 00 to 31)

(5) CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7) (n = 00 to 31)

The M_DATAnx registers are areas where up to 8 bytes of transmit or receive data is stored (n = 00 to 31, x $= 0$ to 7).

These registers can be read/written in 8-bit units.

Register Name.	M_DATAn0 ^{Note}	M_DATAn1 ^{Note}	M DATAn2 ^{Note}	M_DATAn3Note	M_DATAn4 ^{Note}	M_DATAn5 ^{Note}	M_DATAn6 ^{Note}	M_DATAn7Note
n	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$	$(m = 2, 6, A, E)$
00	xxxxm808H	xxxxm809H	xxxxm80AH	xxxxm80BH	xxxxm80CH	xxxxm80DH	xxxxm80EH	xxxxm80FH
01	xxxxm828H	xxxxm829H	xxxxm82AH	xxxxm82BH	xxxxm82CH	xxxxm82DH	xxxxm82EH	xxxxm82FH
02	xxxxm848H	xxxxm849H	xxxxm84AH	xxxxm84BH	xxxxm84CH	xxxxm84DH	xxxxm84EH	xxxxm84FH
03	xxxxm868H	xxxxm869H	xxxxm86AH	xxxxm86BH	xxxxm86CH	xxxxm86DH	xxxxm86EH	xxxxm86FH
04	xxxxm888H	xxxxm889H	xxxxm88AH	xxxxm88BH	xxxxm88CH	xxxxm88DH	xxxxm88EH	xxxxm88FH
05	xxxxm8A8H	xxxxm8A9H	xxxxm8AAH	xxxxm8ABH	xxxxm8ACH	xxxxm8ADH	xxxxm8AEH	xxxxm8AFH
06	xxxxm8C8H	xxxxm8C9H	xxxxm8CAH	xxxxm8CBH	xxxxm8CCH	xxxxm8CDH	xxxxm8CEH	xxxxm8CFH
07	xxxxm8E8H	xxxxm8E9H	xxxxm8EAH	xxxxm8EBH	xxxxm8ECH	xxxxm8EDH	xxxxm8EEH	xxxxm8EFH
08	xxxxm908H	xxxxm909H	xxxxm90AH	xxxxm90BH	xxxxm90CH	xxxxm90DH	xxxxm90EH	xxxxm90FH
09	xxxxm928H	xxxxm929H	xxxxm92AH	xxxxm92BH	xxxxm92CH	xxxxm92DH	xxxxm92EH	xxxxm92FH
10	xxxxm948H	xxxxm949H	xxxxm94AH	xxxxm94BH	xxxxm94CH	xxxxm94DH	xxxxm94EH	xxxxm94FH
11	xxxxm968H	xxxxm969H	xxxxm96AH	xxxxm96BH	xxxxm96CH	xxxxm96DH	xxxxm96EH	xxxxm96FH
12	xxxxm988H	xxxxm989H	xxxxm98AH	xxxxm98BH	xxxxm98CH	xxxxm98DH	xxxxm98EH	xxxxm98FH
13	xxxxm9A8H	xxxxm9A9H	xxxxm9AAH	xxxxm9ABH	xxxxm9ACH	xxxxm9ADH	xxxxm9AEH	xxxxm9AFH
14	xxxxm9C8H	xxxxm9C9H	xxxxm9CAH	xxxxm9CBH	xxxxm9CCH	xxxxm9CDH	xxxxm9CEH	xxxxm9CFH
15	xxxxm9E8H	xxxxm9E9H	xxxxm9EAH	xxxxm9EBH	xxxxm9ECH	xxxxm9EDH	xxxxm9EEH	xxxxm9EFH
16	xxxxmA08H	xxxxmA09H	xxxxmA0AH	xxxxmA0BH	xxxxmA0CH	xxxxmA0DH	xxxxmA0EH	xxxxmA0FH
17	xxxxmA28H	xxxxmA29H	xxxxmA2AH	xxxxmA2BH	xxxxmA2CH	xxxxmA2DH	xxxxmA2EH	xxxxmA2FH
18	xxxxmA48H	xxxxmA49H	xxxxmA4AH	xxxxmA4BH	xxxxmA4CH	xxxxmA4DH	xxxxmA4EH	xxxxmA4FH
19	xxxxmA68H	xxxxmA69H	xxxxmA6AH	xxxxmA6BH	xxxxmA6CH	xxxxmA6DH	xxxxmA6EH	xxxxmA6FH
20	xxxxmA88H	xxxxmA89H	xxxxmA8AH	xxxxmA8BH	xxxxmA8CH	xxxxmA8DH	xxxxmA8EH	xxxxmA8FH
21	xxxxmAA8H	xxxxmAA9H	xxxxmAAAH	xxxxmAABH	xxxxmAACH	xxxxmAADH	xxxxmAAEH	xxxxmAAFH
22	xxxxmAC8H	xxxxmAC9H	xxxxmACAH	xxxxmACBH	xxxxmACCH	xxxxmACDH	xxxxmACEH	xxxxmACFH
23	xxxxmAE8H	xxxxmAE9H	xxxxmAEAH	xxxxmAEBH	xxxxmAECH	xxxxmAEDH	xxxxmAEEH	xxxxmAEFH
24	xxxxmB08H	xxxxmB09H	xxxxmB0AH	xxxxmB0BH	xxxxmB0CH	xxxxmB0DH	xxxxmB0EH	xxxxmB0FH
25	xxxxmB28H	xxxxmB29H	xxxxmB2AH	xxxxmB2BH	xxxxmB2CH	xxxxmB2DH	xxxxmB2EH	xxxxmB2FH
26	xxxxmB48H	xxxxmB49H	xxxxmB4AH	xxxxmB4BH	xxxxmB4CH	xxxxmB4DH	xxxxmB4EH	xxxxmB4FH
27	xxxxmB68H	xxxxmB69H	xxxxmB6AH	xxxxmB6BH	xxxxmB6CH	xxxxmB6DH	xxxxmB6EH	xxxxmB6FH
28	xxxxmB88H	xxxxmB89H	xxxxmB8AH	xxxxmB8BH	xxxxmB8CH	xxxxmB8DH	xxxxmB8EH	xxxxmB8FH
29	xxxxmBA8H	xxxxmBA9H	xxxxmBAAH	xxxxmBABH	xxxxmBACH	xxxxmBADH	xxxxmBAEH	xxxxmBAFH
30	xxxxmBC8H	xxxxmBC9H	xxxxmBCAH	xxxxmBCBH	xxxxmBCCH	xxxxmBCDH	xxxxmBCEH	xxxxmBCFH
31	xxxxmBE8H	xxxxmBE9H	xxxxmBEAH	xxxxmBEBH	xxxxmBECH	xxxxmBEDH	xxxxmBEEH	xxxxmBEFH

Table 11-20. Addresses of M_DATAnx (n = 00 to 31, x = 0 to 7)

(6) CAN message ID registers L00 to L31 and H00 to H31

(M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)

The M_IDLn and M_IDHn registers are areas used to set identifiers ($n = 00$ to 31).

These registers can be read/written in 16-bit units.

When in standard format mode, any data can be stored in the following areas.

Bits ID17 to ID10: First byte of receive data^{Note} is stored.

Bits ID9 to ID2: Second byte of receive data^{Note} is stored.

Bits ID1, ID0: Third byte (higher two bits) of receive data^{Note} is stored.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_IDL00	xxxxm810H	M_IDL16	xxxxmA10H
M_IDL01	xxxxm830H	M_IDL17	xxxxmA30H
M IDL02	xxxxm850H	M_IDL18	xxxxmA50H
M IDL03	xxxxm870H	M IDL19	xxxxmA70H
M IDL04	xxxxm890H	M_IDL20	xxxxmA90H
M_IDL05	xxxxm8B0H	M_IDL21	xxxxmAB0H
M_IDL06	xxxxm8D0H	M_IDL22	xxxxmAD0H
M IDL07	xxxxm8F0H	M_IDL23	xxxxmAF0H
M IDL08	xxxxm910H	M IDL24	xxxxmB10H
M_IDL09	xxxxm930H	M_IDL25	xxxxmB30H
M_IDL10	xxxxm950H	M_IDL26	xxxxmB50H
M_IDL11	xxxxm970H	M_IDL27	xxxxmB70H
M_IDL12	xxxxm990H	M_IDL28	xxxxmB90H
M IDL13	xxxxm9B0H	M IDL29	xxxxmBB0H
M IDL14	xxxxm9D0H	M IDL30	xxxxmBD0H
M_IDL15	xxxxm9F0H	M_IDL31	xxxxmBF0H

Table 11-21. Addresses of M_IDLn (n = 00 to 31)

Note CAN message buffer registers can be allocated to the addresses xxxx as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

Table 11-22. Addresses of M_IDHn (n = 00 to 31)

Register Name	Address ^{Note} ($m = 2, 6, A, E$)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_IDH00	xxxxm812H	M_IDH16	xxxxmA12H
M IDH01	xxxxm832H	M_IDH17	xxxxmA32H
M IDH02	xxxxm852H	M IDH18	xxxxmA52H
M IDH03	xxxxm872H	M_IDH19	xxxxmA72H
M IDH04	xxxxm892H	M IDH20	xxxxmA92H
M IDH05	xxxxm8B2H	M_IDH21	xxxxmAB2H
M IDH06	xxxxm8D2H	M IDH22	xxxxmAD2H
M IDH07	xxxxm8F2H	M IDH23	xxxxmAF2H
M IDH08	xxxxm912H	M_IDH24	xxxxmB12H
M IDH09	xxxxm932H	M_IDH25	xxxxmB32H
M IDH10	xxxxm952H	M_IDH26	xxxxmB52H
M IDH11	xxxxm972H	M_IDH27	xxxxmB72H
M_IDH12	xxxxm992H	M_IDH28	xxxxmB92H
M_IDH13	xxxxm9B2H	M_IDH29	xxxxmBB2H
M IDH14	xxxxm9D2H	M_IDH30	xxxxmBD2H
M_IDH15	xxxxm9F2H	M_IDH31	xxxxmBF2H

(7) CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31)

The M_CONFn register is used to set the message buffer type and mask ($n = 00$ to 31). These registers can be read/written in 8-bit units.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} ($m = 2, 6, A, E$)
M CONF00	xxxxm814H	M CONF16	xxxxmA14H
M CONF01	xxxxm834H	M CONF17	xxxxmA34H
M CONF02	xxxxm854H	M CONF18	xxxxmA54H
M CONF03	xxxxm874H	M CONF19	xxxxmA74H
M CONF04	xxxxm894H	M CONF20	xxxxmA94H
M CONF05	xxxxm8B4H	M CONF21	xxxxmAB4H
M CONF06	xxxxm8D4H	M CONF22	xxxxmAD4H
M CONF07	xxxxm8F4H	M CONF23	xxxxmAF4H
M CONF08	xxxxm914H	M CONF24	xxxxmB14H
M CONF09	xxxxm934H	M CONF25	xxxxmB34H
M CONF10	xxxxm954H	M CONF26	xxxxmB54H
M CONF11	xxxxm974H	M CONF27	xxxxmB74H
M CONF12	xxxxm994H	M CONF28	xxxxmB94H
M CONF13	xxxxm9B4H	M CONF29	xxxxmBB4H
M CONF14	xxxxm9D4H	M CONF30	xxxxmBD4H
M CONF15	xxxxm9F4H	M CONF31	xxxxmBF4H

Table 11-23. Addresses of M_CONFn (n = 00 to 31)

(8) CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)

The M_STATn register indicates the transmit/receive status information of each message buffer ($n = 00$ to 31).

These registers are read-only, in 8-bit units.

Cautions 1. Writing directly to M_STATn register cannot be performed. Writing must be performed using CAN status set/clear register n (SC_STATn).

 2. Messages are transmitted only when the M_STATn register's TRQ and RDY bits have been set (to 1).

Register Name	Address ^{Note} ($m = 2, 6, A, E$)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_STAT00	xxxxm815H	M_STAT16	xxxxmA15H
M STAT01	xxxxm835H	M STAT17	xxxxmA35H
M STAT02	xxxxm855H	M STAT18	xxxxmA55H
M STAT03	xxxxm875H	M STAT19	xxxxmA75H
M STAT04	xxxxm895H	M STAT20	xxxxmA95H
M STAT05	xxxxm8B5H	M STAT21	xxxxmAB5H
M STAT06	xxxxm8D5H	M STAT22	xxxxmAD5H
M STAT07	xxxxm8F5H	M STAT23	xxxxmAF5H
M STAT08	xxxxm915H	M STAT24	xxxxmB15H
M STAT09	xxxxm935H	M STAT25	xxxxmB35H
M STAT10	xxxxm955H	M STAT26	xxxxmB55H
M STAT11	xxxxm975H	M STAT27	xxxxmB75H
M STAT12	xxxxm995H	M STAT28	xxxxmB95H
M STAT13	xxxxm9B5H	M STAT29	xxxxmBB5H
M_STAT14	xxxxm9D5H	M_STAT30	xxxxmBD5H
M_STAT15	xxxxm9F5H	M STAT31	xxxxmBF5H

Table 11-24. Addresses of M_STATn (n = 00 to 31)

(9) CAN status set/clear registers 00 to 31 (SC_STAT00 to SC_STAT31)

The SC_STATn register is used to set/clear the transmit/receive status information (n = 00 to 31). These registers are write-only, in 16-bit units.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
SC_STAT00	xxxxm816H	SC_STAT16	xxxxmA16H
SC STAT01	xxxxm836H	SC_STAT17	xxxxmA36H
SC_STAT02	xxxxm856H	SC_STAT18	xxxxmA56H
SC STAT03	xxxxm876H	SC STAT19	xxxxmA76H
SC_STAT04	xxxxm896H	SC STAT20	xxxxmA96H
SC_STAT05	xxxxm8B6H	SC_STAT21	xxxxmAB6H
SC STAT06	xxxxm8D6H	SC_STAT22	xxxxmAD6H
SC STAT07	xxxxm8F6H	SC STAT23	xxxxmAF6H
SC STAT08	xxxxm916H	SC_STAT24	xxxxmB16H
SC_STAT09	xxxxm936H	SC_STAT25	xxxxmB36H
SC_STAT10	xxxxm956H	SC STAT26	xxxxmB56H
SC_STAT11	xxxxm976H	SC_STAT27	xxxxmB76H
SC_STAT12	xxxxm996H	SC_STAT28	xxxxmB96H
SC STAT ₁₃	xxxxm9B6H	SC STAT29	xxxxmBB6H
SC STAT14	xxxxm9D6H	SC_STAT30	xxxxmBD6H
SC_STAT15	xxxxm9F6H	SC STAT31	xxxxmBF6H

Table 11-25. Addresses of SC_STATn (n = 00 to 31)

(10) CAN interrupt pending register (CCINTP)

The CCINTP register is used to confirm the pending status of various interrupts. This register is read-only, in 16-bit units.

(11) CAN global interrupt pending register (CGINTP)

The CGINTP register is used to confirm the pending status of MAC error interrupts. This register can be read/written in 8-bit units.

- **Cautions 1. When "1" is written to a bit in the CGINTP register, that bit is cleared (to 0). When "0" is written to it, the bit's value does not change.**
	- **2. An interrupt is generated when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (to 1) for a new interrupt.**

 The correct or incorrect timing of setting the interrupt pending bit (to 1) is controlled by an interrupt service routine. The earlier that the interrupt service routine clears the interrupt pending bit (to 0), the more quickly the interrupt is generated without losing any new interrupts of the same type.

 The interrupt pending bit can be set (to 1) only when the interrupt enable bit has been set (to 1). However, the interrupt pending bit is not automatically cleared (to 0) just because the interrupt enable bit has been cleared (to 0).

 Use software processing to clear the interrupt pending bit (to 0).

Remark For details of invalid write access error interrupts and unavailable memory address access error interrupts, see **11.14.2 Interrupts that are generated for global CAN interface**.

(12) CAN1 interrupt pending register (C1INTP)

The C1INTP register is used to confirm the pending status of interrupts issued to FCAN. This register can be read/written in 8-bit units.

- **Cautions 1. When "1" is written to a bit in the C1INTP register, that bit is cleared (to 0). When "0" is written to it, the bit's value does not change.**
	- **2. An interrupt is generated when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (to 1) for a new interrupt.**

 The correct or incorrect timing of setting the interrupt pending bit (to 1) is controlled by an interrupt service routine. The earlier that the interrupt service routine clears the interrupt pending bit (to 0), the more quickly the interrupt is generated without losing any new interrupts of the same type.

 The interrupt pending bit can be set (to 1) only when the interrupt enable bit has been set (to 1). However, the interrupt pending bit is not automatically cleared (to 0) just because the interrupt enable bit has been cleared (to 0). Use software processing to clear the interrupt pending bit (to 0).

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, 6, A, E$

(13) CAN stop register (CSTOP)

The CSTOP register controls clock supply to the entire CAN system. This register can be read/written in 16-bit units.

Cautions 1. Be sure to set the CSTP bit (to 1) if the FCAN function will not be used.

- **2. When the CSTP bit has been set (to 1), access to FCAN registers other than the CSTOP register is prohibited. Access to FCAN (other than the CSTOP register) is possible only when the CSTP bit has not been set (to 1).**
- **3. When a change occurs on the CAN bus via a CSTP bit setting while the clock supply to the CPU or peripheral functions is stopped, CPU can be woken up.**
- **4. If the CAN main clock (fMEM1) is stopped in other than CAN sleep mode, first set the CAN module to initial mode (INIT bit of C1CTRL register = 1), clear (0) the GOM bit of the CGST register, and then set (1) the CSTP bit.**

(14) CAN global status register (CGST)

The CGST register indicates global status information. This register can be read/written in 16-bit units.

- **Cautions 1. Both bitwise writing and direct writing to the CGST register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.**
	- **2. When writing to the CGST register, set or clear bits according to the register configuration shown in part (b) Write.**

2. The CGCS register can be accessed. Write accessing the CGMSS register is prohibited. If the CGMSS register is write accessed, the wrong search result is reflected in the CGMSR register.

3. Write-accessing the CGCS register is prohibited. Write-accessing the CGMSS register is possible.

(3/3)

(15) CAN global interrupt enable register (CGIE)

The CGIE register is used to issue interrupt requests for global interrupts. This register can be read/written in 16-bit units.

- **Cautions 1. Both bitwise writing and direct writing to the CGIE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.**
	- **2. When writing to the CGIE register, set or clear bits according to the register configuration during a write operation.**

(a) Read

(b) Write

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, 6, A, E$

Remark $n = 1, 2$

(16) CAN main clock selection register (CGCS)

The CGCS register is used to select the main clock. This register can be read/written in 16-bit units.

Caution When the GOM bit of the CGST register is 1, write accessing the CGCS register is prohibited.

Notes 1. When writing to this bit, always set it to 0.

 2. xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

 3. Refer to **11.10 (17) CAN time stamp count register (CGTSC)**.

Figure 11-26. FCAN Clocks

(17) CAN time stamp count register (CGTSC)

The CGTSC register indicates the contents of the time stamp counter.

This register can be read at any time.

This register can be written to only when clearing bits. The clear function writes 0 to all bits in the CGTSC register.

This register is read-only, in 16-bit units.

(18) CAN message search start/result register (CGMSS (during write)/CGMSR (during read))

The CGMSS/CGMSR register indicates the message search start/result status. Messages in the message buffer that match the specified search criteria can be searched quickly. These registers can be read/written in 16-bit units.

Caution Execute a search by writing the CGMSS register only once.

When multiple message buffer numbers match as a result of a search ($MM = 1$), the return

When no message buffer numbers match as a result of a search $(AM = 0)$, the return

value of the MFND4 to MFND0 bits is the lowest message buffer number.

value of the MFND4 to MFND0 bits is the number of message buffers − 1.

peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable

MFND0

set. $m = 2, 6, A, E$

(2/2)

(19) CAN1 address mask a registers L and H (C1MASKLa and C1MASKHa)

The C1MASKLa and C1MASKHa registers are used to extend the number of receivable messages by masking part of the message's identifier (ID) and then ignoring the masked parts (a = 0 to 3). These registers can be read/written in 16-bit units.

- **Cautions 1. When the receive message buffer is linked to the C1MASKLa and C1MASKHa registers, regardless of whether the ID in the receive message buffer is a standard ID (11 bits) or extended ID (29 bits), set all the 32-bit values of the C1MASKLa and C1MASKHa registers (a = 0 to 3).**
	- **2. When the C1MASKLa and C1MASKHa registers are linked to a message buffer for standard ID, the lower 18 bits of the data field in the data frame are also automatically compared. Therefore, if it is not necessary to compare the lower 18 bits (i.e., to mask the lower 18 bits), set the CMID17 to CMID0 bits to 1 (a = 0 to 3). The standard ID and extended ID can use the same mask.**

Remark $n = 0$ to 3

Table 11-26. Addresses of C1MASKLa and C1MASKHa (a = 0 to 3)

Note CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

(20) CAN1 control register (C1CTRL)

The C1CTRL register is used to control the operation of the CAN module. This register can be read/written in 16-bit units.

- **Cautions 1. Both bitwise writing and direct writing to the C1CTRL register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.**
	- **2. When writing to the C1CTRL register, set or clear bits according to the register configuration during a write operation.**

 $(1/4)$

 3. When canceling CAN stop mode, CAN sleep mode must be canceled at the same time.

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, 6, A, E$

(2/4)

(b) Write (1/2)

(3/4)

(4/4)

(21) CAN1 definition register (C1DEF)

The C1DEF register is used to define the operation of the CAN module. This register can be read/written in 16-bit units.

- **Cautions 1. Both bitwise writing and direct writing to the C1DEF register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.**
	- **2. When writing to the C1DEF register, set or clear bits according to the register configuration during a write operation.**

 $(1/4)$

(2/4)

(3/4)

(4/4)

(22) CAN1 information register (C1LAST)

The C1LAST register indicates the CAN module's error information and the number of the message buffer received last.

This register is read-only, in 16-bit units.

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, 6, A, E$

(23) CAN1 error count register (C1ERC)

The C1ERC register indicates the count values of the transmission/reception error counters. This register is read-only, in 16-bit units.

(24) CAN1 interrupt enable register (C1IE)

The C1IE register is used to enable/disable the CAN module's interrupts. This register can be read/written in 16-bit units.

- **Cautions 1. Both bitwise writing and direct writing to the C1IE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.**
	- **2. When writing to the C1IE register, set or clear bits according to the register configuration during a write operation.**

 $(1/3)$

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, 6, A, E$

(2/3)

(3/3)

(25) CAN1 bus active register (C1BA)

The C1BA register indicates frame information output via the CAN bus. This register is read-only, in 16-bit units.

(26) CAN1 bit rate prescaler register (C1BRP)

The C1BRP register is used to set the transmission baud rate for the CAN module.

Use the C1BRP register to select the CAN protocol layer base system clock (f_{BTL}). The baud rate is determined by the value set to the C1SYNC register.

While in normal operation mode (C1DEF register's MOM bit = 0), the C1BRP register can only be accessed when the initialization mode has been set (C1CTRL register's INIT bit = 1).

This register can be read/written in 16-bit units.

Caution While in diagnostic processing mode (C1DEF register's MOM bit = 1), the C1BRP register can only be accessed when the initialization mode has been set (C1CTRL register's INIT bit = 1) (refer to 11.10 (21) CAN1 definition register (C1DEF)).

(2/2)

(27) CAN1 bus diagnostic information register (C1DINF)

The C1DINF register indicates all CAN bus bits, including stuff bits, delimiters, etc. This information is used only for diagnostic purposes.

Because the number of bits starting from SOF is added at each frame, the actual number of bits is the value obtained by subtracting the previous data.

This register is read-only, in 16-bit units.

- **Cautions 1. While in diagnostic processing mode (C1DEF register's MOM bit = 1) and in normal operation mode (C1CTRL register's INIT bit = 0), the C1DINF register can only be accessed. In normal operation mode (C1DEF register's MOM bit = 0), this register cannot be accessed.**
	- **2. Storage of the last 8 bits is automatically stopped if an error or a valid message (ACK delimiter) is detected on the CAN bus. Reset is automatically performed each time when the SOF is detected on the CAN bus.**

(28) CAN1 synchronization control register (C1SYNC)

The C1SYNC register controls the data bit time for transmission speed. This register can be read/written in 16-bit units.

Cautions 1. The CPU is able to read the C1SYNC register at any time.

- **2. Writing to the C1SYNC register is enabled when in initialization mode (when C1CTRL register's INIT bit = 1).**
- **3. The limit values of the CAN protocol when setting the SPTn bit and DBTn bit are as follows.**

× **BTL** ≤ **SPT (sampling point)** ≤ **17** × **BTL [4** ≤ **SPT4 to SPT0 set values** ≤ **16]** × **BTL** ≤ **DBT (data bit time)** ≤ **25** × **BTL [7** ≤ **DBT4 to DBT0 set values** ≤ **24] SJW (synchronization jump width)** ≤ **DBT** − **SPT** ≤ **(DBT** − **SPT)** ≤ **8**

(1/3)

(2/3)

Remark BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

11.11 Operations

11.11.1 Initialization processing

Figure 11-27 shows a flowchart of initialization processing. The register setting flow is shown in Figures 11-28 to 11-40.

(3/3)

Figure 11-28. CAN Main Clock Selection Register (CGCS) Settings

Figure 11-30. CAN Global Status Register (CGST) Settings

Figure 11-32. CAN1 Synchronization Control Register (C1SYNC) Settings

Figure 11-33. CAN1 Interrupt Enable Register (C1IE) Settings

Figure 11-34. CAN1 Definition Register (C1DEF) Settings

Figure 11-35. CAN1 Control Register (C1CTRL) Settings

Figure 11-36. CAN1 Address Mask a Registers L and H (C1MASKLa and C1MASKHa) (a = 0 to 3) Settings

Figure 11-40. CAN Message Status Registers 00 to 31 (M_STAT00 to M_STAT31) Settings
11.11.2 Transmit setting

Transmit messages are output from the target message buffer.

Figure 11-41. Transmit Setting

11.11.3 Receive setting

Receive messages are retrieved from the target message buffer.

11.11.4 CAN sleep mode

In CAN sleep mode, the FCAN controller can be set to standby mode. A wake-up occurs when there is a bus operation.

Figure 11-44. CAN Sleep Mode Settings

Figure 11-45. Clearing of CAN Sleep Mode by CAN Bus Active Status

Figure 11-46. Clearing of CAN Sleep Mode by CPU

11.11.5 CAN stop mode

In CAN stop mode, the FCAN controller can be set to standby mode. No wake-up occurs when there is a bus operation (stop mode is controlled by CPU access only).

11.12 Rules for Correct Setting of Baud Rate

The CAN protocol limit values for ensuring correct operation of FCAN are described below. If these limit values are exceeded, a CAN protocol violation may occur, which can result in operation faults. Always make sure that settings are within the range of limit values.

- (a) $5 \times$ BTL \le SPT (sampling point) \le 17 \times BTL [4 \le SPT4 to SPT0 set values \le 16]
- (b) $8 \times BTL \leq DBT$ (data bit time) $\leq 25 \times BTL$ [7 \leq DBT4 to DBT0 set values ≤ 24]
- (c) SJW (synchronization jump width) ≤ DBT − SPT
- (d) $2 \times (DBT SPT) \leq 8$
- **Remark** BTL = 1/fBTL (fBTL: CAN protocol layer base system clock) SPT4 to SPT0 (Bits 9 to 5 of CAN1 synchronization control register (C1SYNC)) DBT4 to DBT0 (Bits 4 to 0 of CAN1 synchronization control register (C1SYNC))

(1) Example of FCAN baud rate setting (when C1BRP register's TLM bit = 0)

The following is an example of how correct settings for the C1BRP register and C1SYNC register can be calculated.

Conditions from CAN bus:

- <1> CAN base clock frequency (fMEM): 16 MHz
- <2> CAN bus baud rate: 83 kbps
- <3> Sampling point: 80% or more
- <4> Synchronization jump width: 3 BTL

First, calculate the ratio between the CAN base clock frequency and the CAN bus baud rate frequency as shown below.

 ${\sf fmEM/CAN}$ bus baud rate = 16 MHz/83 kHz \neq 192.77 \neq 2 6 \times 3

Set an even number between 2 and 128 to the C1BRP register's bits BRP5 to BRP0 as the setting for the prescaler (CAN protocol layer base system clock: fBTL), then set a value between 8 and 25 to the C1SYNC register's bits DBT4 to DBT0 as the data bit time.

Since it is assumed that the SJW (synchronization jump width) value is 3, the maximum setting for SPT (sampling point) is 3 less than the data bit time setting and is 17.

 $(SPT \leq DBT - 3$ and $SPT = 17)$

Given the above limit values, the following four settings are possible.

The settings that can actually be made for the V850E/IA1 are in the range from <4> to <7> above (the section enclosed in broken lines).

Among these options in the range from <4> to <7> above, option <6> is the ideal setting for the specifications when actually setting the register.

(i) Prescaler (CAN protocol layer base system clock: fBTL) setting

f_{BTL} is calculated as below. • fBTL = fMEM/{ $(a + 1) \times 2$: [$0 \le a \le 63$] Value a is set using bits 5 to 0 (BRP5 to BRP0) of the C1BRP register. $f_{\text{BTL}} = 16 \text{ MHz}/12$ $= 16$ MHz/ $\{(5 + 1) \times 2\}$ thus $a = 5$ Therefore, C1BRP register = 0005H

(ii) DBT (data bit time) setting

```
DBT is calculated as below. 
• DBT = BTL \times (a + 1) : [7 \le a \le 24]
Value a is set using bits 4 to 0 (DBT4 to DBT0) of the C1SYNC register. 
           DBT = BTL \times 16= BTL \times (a + 1)
                thus a = 15Therefore, C1SYNC register's bits DBT4 to DBT0 = 01111B 
Note that 1/DBT = f_{BTL}/16≅ 1333 kHz/16 
                   \approx 83 kbps (nearly equal to the CAN bus baud rate)
```
(iii) SPT (sampling point) setting

```
Given SJW = 3:
          SJW \leq DBT - SPT3 \leq 16 - SPTSPT \leq 13Therefore, SPT is set as 13 (max.) 
 SPT is calculated as below. 
 • SPT = BTL \times (a + 1) : [4 \le a \le 16]
Value a is set using bits 9 to 5 (SPT4 to SPT0) of the C1SYNC register. 
           SPT = BTL \times 13= BTL \times (12 + 1)
                thus a = 12Therefore, the SPT4 to SPT0 bits of the C1SYNC register = 01100B
```
(iv) SJW (synchronization jump width) setting

SJW is calculated as below. • SJW = BTL \times (a + 1) : [0 \le a \le 3] Value a is set using bits11 and 10 (SJW1, SJW0) of the C1SYNC register. C1SYNC register's bits SJW1 and SJW0 = $BTL \times 3$ $=$ BTL \times (2 + 1) thus $a = 2$ Therefore, the SJW1 and SJW0 bits of the C1SYNC register = 10B.

The C1SYNC register settings based on these results are shown in Figure 11-49 below.

	15	14	13	12	11	10	9	8
C ₁ SYNC	$\mathbf 0$	0	0	SAMP	SJW1	SJW0	SPT4	SPT ₃
Setting	0	0	0	0	1	0	0	
	7	6	5	$\overline{4}$	3	$\overline{2}$		0
	SPT ₂	SPT ₁	SPT ₀	DBT4	DBT3	DBT ₂	DBT ₁	DBT0
Setting	1	0	0	0		1		

Figure 11-49. C1SYNC Register Settings

11.13 Ensuring Data Consistency

When the CPU reads data from CAN message buffers, it is essential for the read data to be consistent. Two methods are used to ensure data consistency: sequential data read and burst read mode.

11.13.1 Sequential data read

When the CPU performs sequential access of a CAN message buffer, data is read from the buffer in the order shown in Figure 11-50 below.

Only the FCAN internal operation can set the M_STATn register's DN bit (to 1) and only the CPU can clear it (to 0), so during the read operation the CPU must be able to check whether or not any new data has been stored in the message buffer.

Figure 11-50. Sequential Data Read

11.13.2 Burst read mode

Burst read mode is implemented in the FCAN to enable faster access to complete messages and secure the synchrony of data.

Burst read mode starts up automatically each time the CPU reads the M_DLCn register and data is then copied from the message buffer area to a temporary read buffer.

Data continues to be read from the temporary buffer as long as the CPU keeps directly incrementing (+1) the read address (when data is read in the following order: M_DLCn register \rightarrow M_CTRLn register \rightarrow M_TIMEn register \rightarrow M_DATAn0 to M_DATAn7 registers \rightarrow M_IDLn, M_IDHn register).

If these linear address rules are not followed or if access is attempted to an address that is lower than the M_IDHn register's address (such as the M_CONFn register or M_STATn register), burst read mode becomes invalid.

- **Cautions 1. 16-bit read access is required for the memory buffer area when using the burst read mode. If 8-bit access (byte read operation) is attempted, burst read mode does not start up even if the address is linearly incremented (+1) as described above.**
	- **2. Be sure to read out the value of FCAN control registers other than the M_DLCn register before starting the burst read mode.**

Remark $n = 00$ to 31

11.14 Interrupt Conditions

11.14.1 Interrupts that are generated for FCAN controller

When interrupts are enabled (condition <1>: M_CTRLn register's IE bit = 1, conditions other than <1>: C1IE register's interrupt enable flag = 1), interrupts will be generated under the following conditions ($n = 00$ to 31).

- <1> Message-related operation has succeeded
	- When a message has been received in the receive message buffer
	- When a remote frame has been received in the transmit message buffer (when auto acknowledge mode has not been set, i.e., when the M_CTRLn register's RMDE0 bit = 0)
	- When a message has been transmitted from the transmit message buffer
- <2> When a CAN bus error has been detected
	- Bit error
	- Bit stuff error
	- Form error
	- CRC error
	- ACK error
- <3> When the CAN bus mode has been changed
	- Error passive status elapsed while FCAN was transmitting
	- Bus off status was set while FCAN was transmitting
	- Error passive status elapsed while FCAN was receiving
- <4> Internal error
	- Overrun error

11.14.2 Interrupts that are generated for global CAN interface

Interrupts are generated for the global CAN interface under the following conditions.

- An undefined area is accessed
- If the GOM bit is cleared to 0 when one of the CAN modules is not in the initialization status (ISTAT bit of C1CTRL register $= 0$) with the EFSD bit of the CGST register $= 0$
- A CAN module register (register starting with "C1") is accessed when the GOM bit of the CGST register = 0
- A temporary buffer (in the area following the address of the C1SYNC register) is accessed when the GOM bit of the CGST register $= 1$

11.15 How to Shut Down FCAN Controller

The following procedure should be used to stop CAN bus operations in order to stop the clock supply to the CAN interface (to set low power mode).

- <1> FCAN controller's initialization mode setting
	- Set initialization mode (INIT bit = 1 in C1CTRL register (set INIT bit = 1, clear INIT bit = 0))
- <2> Stop time stamp counter
	- Set TSM bit = 0 in CGST register (set TSM bit = 0, clear TSM bit = 1)
- <3> Stop CAN interface
	- Set GOM bit = 0 in CGST register (set GOM bit = 0, clear GOM bit = 1)
	- Stop CAN clock
	- **Caution If the above procedure is not performed correctly, the CAN interface (in active status) can cause operation faults.**

11.16 Cautions on Use

- <1> Bit manipulation is prohibited for all FCAN controller registers.
- <2> Be sure to properly clear (0) all interrupt request flags**Note** in the interrupt routine. If these flags are not cleared (0), subsequent interrupt requests may not be generated. Note also that if an interrupt is generated at the same time as a CPU clear operation, that interrupt request flag will not be cleared (0). It is therefore important to confirm that interrupt request flags have been properly cleared (0).

Note See **11.10 (10) CAN interrupt pending register (CCINTP)**, **11.10 (11) CAN global interrupt pending register (CGINTP)**, and **11.10 (12) CAN1 interrupt pending register (C1INTP)**.

- <3> When a change occurs on the CAN bus via a setting of the CSTP bit in the CSTOP register while the clock supply to the CPU or peripheral functions is stopped, the CPU can be woken up.
- <4> Do not read the same register of the FCAN controller twice or more in a row. If the same register is read twice or more in a row, and even if the value of the register is changed while it is being read the second or subsequent time, the new value is not reflected, and the same value as the one read the first time is always read.
	- **Example** Reading the C1CTRL and C1BA registers
		- (i) Correct usage: New value is reflected when C1CTRL is read the second time. C1CTRL read C1BA read C1CTRL read
		- (ii) Incorrect usage: The second read value of C1CTRL is the same as the first read value of C1CTRL. C1CTRL read C1CTRL read C1BA read
- <5> When receiving a remote frame with an extended ID and storing it in the receive message buffer, the values of DLC3 to DLC0 in the message buffer are cleared to 0 regardless of the values of DLC3 to DLC0 on the CAN bus.

<6> If the OS (OSEK/COM) is not used, be sure to execute the following processing.

[When CAN communication is performed using an interrupt routine]

- Clear (0) the following interrupt pending bits at the start of the corresponding interrupt routine.
	- C1INTm bit of C1INTP register $(m = 0 to 6)$
	- GINT1 bit of CGINTP register $(m = 1 to 3)$
- Clear (0) the following enable bits during the corresponding interrupt routine.
	- E_INTm bit of C1IE register $(m = 0 to 6)$
	- G_IEn bit of CGIE register $(n = 1, 2)$

[When CAN communication is performed by polling of bits, not using interrupt routines]

- The following interrupt mask flags and interrupt enable bits are used when set (1) (do not clear (0) them).
	- CANMKn bit of CANICn register $(n = 0$ to 3)
	- E_INTm bit of C1IE register $(m = 0 to 6)$
	- G_IEn bit of CGIE register $(n = 1, 2)$
	- IE bit of M_CTRLn register $(n = 00$ to 31)
- Clear (0) the following interrupt pending bits in accordance with procedures (i) to (iii) below.
	- C1INTm bit of C1INTP register $(m = 0 to 6)$
	- GINTn bit of CGINTP register $(n = 1 to 3)$
	- (i) Poll the corresponding interrupt request flag.
	- (ii) If the value of the bit in procedure (i) is 1, clear (0) the corresponding interrupt pending bit.
	- (iii) After executing procedure (ii), clear (0) the interrupt request flag.

Example CAN reception

- (i) Poll until the CANIF0 bit of the CANIC0 register becomes 1.
- (ii) Clear (0) the C1INT1 bit of the C1INTP register.
- (iii) Clear (0) the CANIF0 bit of the CANIC0 register.
- <7> When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.
	- Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programmable I/O Area field.
	- Maps the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.

CHAPTER 12 NBD FUNCTION (μ**PD70F3116)**

The V850E/IA1 provides the Non Break Debug (NBD) function for on-chip data tuning.

12.1 Overview

The NBD function encompasses the following functions.

(1) RAM monitoring function

This function makes an arbitrary RAM area readable or writable using an NBD tool via DMA.

[Corresponding RAM area]

XFFFC000H to XFFFE7FFH

If executed using an address outside the above, the function instantly returns "ready". Output is undefined on a read, and the write operation is not performed on a write.

(2) Event detection function

By having a comparator (24-bit address setting) for match detection on-chip, this function outputs a match trigger (falling edge) to the NBD tool when the address match detection shown below is performed. The lower 2 bits are masked.

- Execution PC address match detection
- Internal RAM area address write timing match detection

[Detection range]

 ROM: X0000000H to X003FFFFH RAM: XFFFC000H to XFFFE7FFH

Figure 12-1. Image of NBD Space

12.2 NBD Function Register Map

Table 12-2 shows a map of the control registers of the NBD function. The NBD space does not exist in the internal space of the CPU but exists independently as NBD space. Because of this, the NBD space is space that cannot be read or written from the CPU but can only be read or written via the NBD dedicated interface (refer to **Figure 12-1**).

Table 12-2. NBD Space Map

Caution Since the V850E/IA1 NBD uses the DMA controller that is incorporated in the V850E1 CPU core, settings for the DMA controller are initialized after reset.

12.3 NBD Function Protocol

The basic protocol of the NBD function is shown below.

(1) Basic protocol

(2) Command packet

Caution Values are for command packet maximum setup.

• **Access to NBD space Address: 12 bits (A0 to A11) [Fixed] Data: 8 bits (D0 to D7)** • **Access to target space Address: 24 bits (A0 to A23) [Fixed] Data: 32 bits (D0 to D31)**

(a) aux0 to aux3: Expansion bits

(b) I/T: Access address space mode specification

(c) R/W: Access mode specification from NBD tool

(d) SIZ0, SIZ1: Access data size specification

Notes 1. Can be set only on a read.

If set on a write, RAM data will be lost.

2. A write is invalid and read data is undefined in cases where "Setting prohibited" is specified.

(3) Flag sense packet

RFLG 0: Not Ready

1: Ready

(4) Data packet

The data packet data size is the data size specified by SIZ1 and SIZ0 in a command packet (8, 16, or 32 bits).

12.4 NBD Function

12.4.1 RAM monitoring, accessing NBD space

The NBD function performs reading and writing of internal RAM data for addresses in internal RAM via the DMA (direct memory access) controller. It also performs reading or writing to the NBD space.

(1) RAM monitoring

The following are the commands for reading and writing to internal RAM areas from the NBD tool.

(a) Write command

The target address (real address of target: lower 24 bits) at which a write to internal RAM is to be performed and the data sent from the NBD tool are received as a command packet. After receiving the command packet shown below from the NBD tool, a Ready command is output following write completion.

Command packets can be received once more from the NBD tool (after Ready command SYNC inactive confirmation).

ADn DBG	AD3 DBG	AD2 DBG	AD1 DBG	AD0 DBG		
1st						
2nd	SIZ ₁	SIZ ₀				
3rd to 8th	Target space write address specification (24 bits)					
9th to 16th	Write data (data specified by SIZ0 and SIZ1)					

Table 12-3. Command Packet (Write Access)

(b) Read command

The target address (real address of target: lower 24 bits), at which read of internal RAM is to be performed, which is sent from the NBD tool, is received as a command packet. After receiving the command packet from the NBD tool, a Ready command is output, SYNC is made inactive, and the data at the address specified by the command packet is transmitted to the NBD tool. The address (A27 to A24) during read is "1111".

Caution In read mode, the output data section from the NBD tool is deleted.

Table 12-5. Data Packet (Read Access)

ADn DBG	AD3 DBG	AD2 DBG	AD1 DBG	AD0 DBG
1st to 8th	Target space read data			

(2) Access to NBD space

The following are the commands for reading or writing to the NBD space from the NBD tool. For the NBD space, the access address length is fixed to 12 bits and the access data length is fixed to 8 bits.

(a) Write command

The address (NBD space address: 12 bits) at which write to the NBD space is to be performed and the data sent from the NBD tool are received as a command packet. After receiving the command packet shown in Table 12-6 from the NBD tool, a Ready command is output following write completion. Command packets can be received once more from the NBD tool (after Ready command SYNC inactive confirmation).

ADn DBG	AD3 DBG	AD2 DBG	AD1 DBG	AD0 DBG
1st	0	0	0	0
2nd	0	0		0
3rd	A ₃	A2	A ₁	A ₀
4th	A7	A6	A ₅	A4
5th	A11	A10	A9	A ₈
6th	D ₃	D ₂	D ₁	D ₀
7th	D7	D ₆	D ₅	D ₄

Table 12-6. Command Packet (Write Access to NBD Space)

Caution The length of an NBD space write address is fixed to 12 bits. The length of the write data is fixed to 8 bits.

(b) Read command

The target address (real address of target: 12 bits), at which read of internal RAM is to be performed, which is sent from the NBD tool, is received as a command packet. After receiving the command packet from the NBD tool, a Ready command is output, SYNC is made inactive, and the data at the address specified by the command packet is transmitted to the NBD tool.

Caution The length of an NBD space read address is fixed to 12 bits. In read mode, the output data section from the NBD tool is deleted.

12.4.2 Event detection function

By having a comparator (24-bit address setting) for match detection on-chip, this function detects match of the address setting registers shown below and outputs a match trigger (falling edge) to the NBD tool. Event trigger output is low active and during the active period it is output synchronous with the system clock of the target CPU. The active width is one cycle of the internal system clock of the CPU.

(1) Event detection conditions

• Execution PC address match

 Match detection range for timing of a write to a set address in the internal RAM area XFFFC000H to XFFFE7FFH

(2) Event detection function control register

(b) NBD event address register (EVTU_A)

The EVTU_A register sets the value of the address that is the subject of the event.

12.4.3 Chip ID registers (TID0 to TID2)

The chip ID registers are stored in NBD space 000H to 002H. By reading the ID codes in the chip ID registers from the NBD tool in NBD mode, the semiconductor manufacturer, CPU code, and specific product type can be identified. The chip ID registers have fixed values for each product.

The chip ID registers (TID0 to TID2) are read-only registers.

12.5 Control Registers

г

(1) RAM access data buffer register L (NBDL)

The NBDL register operates as the buffer between the DMA controller and the NBD tool when reading or writing RAM from the NBD tool via the DMA controller.

This register can be read/written in 16-bit units.

When the higher 8 bits of the NBDL register are used as the NBDLU register, and the lower 8 bits are used as the NBDLL register, they can be read/written in 8-bit units.

(2) RAM access data buffer register H (NBDH)

The NBDH register operates as the buffer between the DMA controller and the NBD tool when reading or writing RAM from the NBD tool via the DMA controller.

This register can be read/written in 16-bit units.

When the higher 8 bits of the NBDH register are used as the NBDHU register, and the lower 8 bits are used as the NBDHL register, they can be read/written in 8-bit units.

(3) DMA source address setting register SL (NBDMSL)

The NBDMSL register specifies a DMA source address.

This register can be written from the NBD tool and read by the DMA controller (CPU). This register is read-only, in 16-bit units.

(4) DMA source address setting register SH (NBDMSH)

The NBDMSH register specifies a DMA source address.

This register can be written from the NBD tool and read by the DMA controller (CPU).

This register is read-only, in 16-bit units.

(5) DMA destination address setting register DL (NBDMDL)

The NBDMDL register specifies a DMA destination address.

This register can be written from the NBD tool and read by the DMA controller (CPU).

This register is read-only, in 16-bit units.

(6) DMA destination address setting register DH (NBDMDH)

The NBDMDH register specifies a DMA destination address.

This register can be written from the NBD tool and read by the DMA controller (CPU).

This register is read-only, in 16-bit units.

Remarks 1. When writing to RAM using the NBD tool, an address signal sent from the NBD tool can be read via the NBDMDH register using the DMA controller (CPU).

2. When reading RAM using the NBD tool, the NBDL register value can be read via the NBDMDH register using the DMA controller (CPU).

12.6 Restrictions on NBD

12.6.1 General restrictions

- (1) CLK_DBG operates at less than half the speed of the internal system clock (fxx) and is 12.5 MHz maximum.
- (2) If a command packet is sent during a reset period, "ready" is not returned afterwards. Reset again.

12.6.2 Restrictions related to read or write of RAM by NBD

- (1) Initialize the DMA controller in user software.
- (2) On a write, RAM can only be accessed in 32-bit units. On a read-only, RAM can be accessed in 32-, 16-, or 8-bit units. On a read/write, RAM can be accessed in 32-bit units.
- (3) NBD does not function from the start of reset until completion of DMA controller initialization after the reset. If a read or write of RAM is performed in this interval, NBD does not return "ready" afterwards. Reset again.

12.6.3 Restrictions related to NBD event trigger function

- (1) If a ROM execution address event trigger is set to the address after a branch instruction, an event is generated due to pipeline processing even if it is not executed. The trigger must be set to an address at least 32 bits \times 3 words after a branch instruction.
- (2) Since an event trigger is cleared by a reset, it must be set again after a reset.
- (3) Unless there is a ROM fetch, a trigger occurs even on a read.
- (4) ROM address match functions only for internal ROM. The lower 2 bits are masked. RAM address match functions only for internal RAM. The lower 2 bits are masked.

Caution ROM and RAM address match cannot be used in the in-circuit emulator.

12.6.4 How to detect termination of DMA initialization via NBD tool

Set an event trigger using a RAM write and send a write command from NBD to the relevant address. If an event trigger occurs at this time, DMA initialization has terminated.

12.7 Initialization Required for DMA (2 Channels)

- (1) The DMA initialization in a setting change request must be performed by user software.
- (2) Assign DMA two channels in NBD. At this time, assign an NBDAD interrupt to a higher priority channel than an NBDREW interrupt.
- (3) Initialize registers of the channel to which the NBDAD interrupt is assigned.

Set contents so that the contents of NBDMSL/NDBMSH and NBDMDL/NBDMDH (read-only SFR) transfer to DMA source address registers nL and nH (DSAnL, DSAnH)^{Note} and DMA destination address registers nL and nH (DDAnL, DDAnH)^{Note} of the DMA channel assigned to the NBDREW interrupt in 16 bits × 4 blocks (n = 0 to 3).

Note DMA registers are 16-bit access only.

- (4) Set DMA addressing control register n (DADCn) of the DMA channel assigned to the NBDREW interrupt for 32-bit transfer (bit transfer settings of 8 bits \times 4, 16 bits \times 2, and 32 bits \times 1^{Note}) (n = 0 to 3). In addition, set the counter direction of the DMA transfer source address and DMA transfer destination address to increment mode (SADm bit of DADCn register = 0, DADm bit = 0 ($m = 0,1$)) (since DMA judges data transfer terminated on reading or writing the uppermost 8 bits).
	- **Note** Bits that can be manipulated on 8 bits \times 4, 16 bits \times 2, and 32 bits \times 1 bit transfer are shown below. 8 bits \times 4: 32-, 16-, or 8-bit read is possible. 16 bits \times 2: 16- or 8-bit read is possible. 32 bits \times 1: 32-bit read is possible. This is the highest read speed. Settings other than the above are prohibited. Moreover, make the setting 32 bits \times 1 when reading or writing RAM.

Caution In DMA initialization, set the DMA request selection last.

Examples of DMA initialization on 32-bit transfer, 16-bit transfer, and 8-bit transfer are shown below.

ſ

(b) Example of 16-bit transfer DMA initialization

(c) Example of 8-bit transfer DMA initialization

٦

CHAPTER 13 A/D CONVERTER

13.1 Features

- Two 10-bit resolution on-chip A/D converters (A/D converter 0 and 1) Simultaneous sampling by two circuits is possible.
- Analog input: 8 channels per circuit
- On-chip A/D conversion result registers 0n, 1n (ADCR0n, ADCR1n) 10 bits \times 8 registers \times 2
- A/D conversion trigger mode A/D trigger mode A/D trigger polling mode Timer trigger mode External trigger mode
- Successive approximation technique
- Voltage detection mode

Remark $n = 0$ to 7

13.2 Configuration

A/D converters 0 and 1, which employ a successive approximation technique, perform A/D conversion operation using A/D scan mode registers 00, 01, 10, and 11 (ADSCM00, ADSCM01, ADSCM10, and ADSCM11) and registers ADCR0n and ADCR1n ($n = 0$ to 7).

(1) Input circuit

The input circuit selects an analog input (ANI0n or ANI1n) according to the mode set in the ADSCM00 or ADSCM10 register and sends it to the sample and hold circuit ($n = 0$ to 7).

(2) Sample and hold circuit

The sample and hold circuit individually samples analog inputs sent sequentially from the input circuit and sends them to the comparator. It holds sampled analog inputs during A/D conversion.

(3) Voltage comparator

The voltage comparator compares the analog input voltage that was input with the output voltage of the D/A converter.

(4) D/A converter

The D/A converter is used to generate a voltage that matches an analog input. The output voltage of the D/A converter is controlled by the successive approximation register (SAR).

(5) Successive approximation register (SAR)

The SAR is a 10-bit register that controls the output value of the D/A converter for comparing with an analog input voltage value. When an A/D conversion terminates, the current contents of the SAR (conversion result) are stored in an A/D conversion result register (ADCR0n, ADCR1n) (n = 0 to 7). When all specified A/D conversions terminate, there also is an A/D conversion termination interrupt (INTAD0, INTAD1).

(6) A/D conversion result registers 0n, 1n (ADCR0n, ADCR1n)

ADCR0n and ADCR1n are 10-bit registers that hold A/D conversion results ($n = 0$ to 7). Whenever an A/D conversion terminates, the conversion result from the successive approximation register (SAR) is loaded. RESET input sets these registers to 0000H.

(7) Controller

The controller selects an analog input, generates sample and hold circuit operation timing, controls conversion triggers, and specifies the conversion operation time according to the mode set in the ADSCMn0 or ADSCMn1 register $(n = 0, 1)$.

(8) ANI0n, ANI1n pins (n = 0 to 7)

The ANI0n and ANI1n pins are the 8-channel (total of 16 channels for two circuits) analog input pins to A/D converters 0 and 1. They input analog signals to be A/D converted.

Caution Use input voltages to ANI0n and ANI1n that are within the range of the ratings. In particular, if a voltage (including noise) higher than AV_{DD} or lower than AV_{SS} (even one within the **range of absolute maximum ratings) is input, the conversion value of that channel is invalid, and the conversion values of other channels also may be affected.**

(9) AVREF0, AVREF1 pins

The AVREF₀ and AVREF₁ pins are used to input reference voltages to A/D converters 0 and 1. A signal input to the ANI0n or ANI1n pin is converted to a digital signal based on the voltage applied between AVREF0 and AVss or between AVREF1 and AVss ($n = 0$ to 7).

Caution If not using the AVREF0 or AVREF1 pin, connect it to VSS5.

(10) AVSS pin

The AVss pin is the ground voltage pin of A/D converters 0 and 1. Even if not using A/D converters 0 and 1, always make this pin have the same potential as the Vsss pin.

(11) AVDD pin

The AV_{DD} pin is the analog power supply pin of A/D converters 0 and 1. Even if not using A/D converters 0 and 1, always make this pin have the same potential as the V_{DD5} pin.

Figure 13-1. Block Diagram of A/D Converter 0 or 1

Cautions 1. Noise at an analog input pin (ANI0n, ANI1n) or reference voltage input pin (AVREF0, AVREF1) may give rise to an invalid conversion result.

> **Software processing is needed in order to prevent this invalid conversion result from adversely affecting the system.**

 The following are examples of software processing.

- **Use the average value of the results of multiple A/D conversions as the A/D conversion result.**
- **Perform A/D conversion multiple consecutive times and use conversion results with the exception of any abnormal conversion results that are obtained.**
- **If an A/D conversion result from which it is judged that an abnormality occurred in the system is obtained, do not perform abnormality processing at once but perform it upon reconfirming the occurrence of an abnormality.**
- **2. Be sure that voltages outside the range [AVSS to AVREF0, AVSS to AVREF1] are not applied to pins being used as A/D converter 0 and 1 input pins.**

Figure 13-2. Block Diagram of Trigger Source Switching Circuit in Timer Trigger Mode

13.3 Control Registers

(1) A/D scan mode registers 00 and 10 (ADSCM00, ADSCM10)

The ADSCMn0 registers are 16-bit registers that select analog input pins, specify operation modes, and control conversion operation.

The ADSCMn0 register can be read/written in 16-bit units.

When the higher 8 bits of the ADSCMn0 register are used as the ADSCMn0H register, and the lower 8 bits are used as the ADSCMn0L register, they can be read/written in 8-bit or 1-bit units.

However, writing to an ADSCMn0 register during A/D conversion operation initializes conversion operation and starts the conversion over from the beginning. At this time, overwrite the ADSCMn0 register with the same value. If writing a different value, be sure to clear the ADCEn bit to 0 first before overwriting.

Caution Before changing the trigger mode by using the ADPLMn and TRG2 to TRG0 bits, clear the ADCEn bit to 0 (n = 0 or 1). The operation is not guaranteed if the trigger mode is changed and the ADCEn bit is cleared at the same time (by the same instruction). Be sure to access the register twice.

(2/2)

(2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)

The ADSCMn1 registers are 16-bit registers that set the conversion time of the A/D converter. The ADSCMn1 register can be read/written in 16-bit units.

When the higher 8 bits of the ADSCMn1 register are used as the ADSCMn1H register, and the lower 8 bits are used as the ADSCMn1L register, the ADSCMn1H register can be read/written in 8-bit or 1-bit units, and the ADSCMn1L register is read-only, in 8-bit units.

Caution Do not write to the ADSCMn1 registers during A/D conversion operation. If a write is performed, conversion operation is suspended and subsequently terminates.

(3) A/D voltage detection mode registers 0 and 1 (ADETM0, ADETM1)

The ADETMn registers are 16-bit registers that set voltage detection mode. In voltage detection mode, the analog input pin for which voltage detection is being performed and a reference voltage value are compared and an interrupt is set in response to the comparison result.

The ADETMn register can be read/written in 16-bit units.

When the higher 8 bits of the ADETMn register are used as the ADETMnH register, and the lower 8 bits are used as the ADETMnL register, they can be read/written in 8-bit or 1-bit units.

Caution Do not write to an ADETMn register during A/D conversion operation. If a write is performed, conversion is suspended and it subsequently terminates.

(4) A/D conversion result registers 00 to 07 and 10 to 17 (ADCR00 to ADCR07, ADCR10 to ADCR17)

The ADCR0n and ADCR1n registers are 10-bit registers that hold the results of A/D conversions ($n = 0$ to 7). One A/D converter is equipped with eight 10-bit registers for 8 channels, and A/D converters 0 and 1 together have sixteen 10-bit registers.

These registers are read-only, in 16-bit units.

When reading 10 bits of data of an A/D conversion result from an ADCR0n or ADCR1n register, only the lower 10 bits are valid and the higher 6 bits are always read as 0.

Table 13-1. Correspondence Between ADCR0n (n = 0 to 7) Register Names and Addresses

Table 13-2. Correspondence Between ADCR1n (n = 0 to 7) Register Names and Addresses

The correspondence between each analog input pin and the ADCR0n and ADCR1n registers is shown below.

Table 13-3. Correspondence Between Each Analog Input Pin and ADCR0n and ADCR1n Registers

The relationship between the analog voltage input to an analog input pin (ANI0n or ANI1n) and the value of the A/D conversion result register (ADCR0n or ADCR1n) is as follows ($n = 0$ to 7):

$$
ADCR = INT \left(\frac{V_{IN}}{AV_{REF}} \times 1,024 + 0.5 \right)
$$

Or,

$$
(ADCR - 0.5) \times \frac{AV_{REF}}{1,024} \leq V_{IN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1,024}
$$

- INT (): Function that returns integer of value in ()
- V_{IN}: Analog input voltage

AVREF: AVREF0 or AVREF1 pin voltage

ADCR: Value of A/D conversion result register (ADCR0n or ADCR1n)

Figure 13-3 illustrates the relationship between the analog input voltages and A/D conversion results.

(5) A/D internal trigger selection register (ITRG0)

The ITRG0 register is the register that switches the trigger source in timer trigger mode. The timer trigger source of A/D converters 0 and 1 can be set using the ITRG0 register. This register can be read/written in 8-bit or 1-bit units.

13.4 Interrupt Requests

A/D converters 0 and 1 generate two kinds of interrupts.

- A/D conversion termination interrupts (INTAD0, INTAD1)
- Voltage detection interrupts (INTDET0, INTDET1)

(1) A/D conversion termination interrupts (INTAD0, INTAD1)

In A/D conversion enabled status, an A/D conversion termination interrupt is generated when a specified number of A/D conversions have terminated.

(2) Voltage detection interrupts (INTDET0, INTDET1)

In voltage detection mode (ADETEN0 or ADETEN1 bit of ADETM0 or ADETM1 = 1), the value of the ADCR0n or ADCR1n register of the relevant analog input pin is compared to the reference voltage set in the DETCMP9 to DETCMP0 bits of the ADETM0 or ADETM1 register and a voltage detection interrupt is generated in response to the value of the ADETLH0 or ADETLH1 bit of the ADETM0 or ADETM1 register (n $= 0$ to 7).

13.5 A/D Converter Operation

13.5.1 A/D converter basic operation

A/D conversion is performed using the following procedure.

- (1) Set the analog input selection and the operation mode and trigger mode specifications using the ADSCM00 or ADSCM10 register^{Note1}. Setting (1) the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register when in A/D trigger mode or A/D trigger polling mode starts A/D conversion. In timer trigger mode or external trigger mode, the status becomes trigger standby^{Note 2}.
- (2) When A/D conversion starts, compare the analog input to the voltage generated by the D/A converter.
- (3) When 10-bit comparison terminates, store the conversion result in the ADCR0n or ADCR1n register. When the specified number of A/D conversions have terminated, generate an A/D conversion termination interrupt $(INTADO, INTAD1)$ $(n = 0$ to 7).
- **Notes 1.** If the ADSCM00 or ADSCM10 register is overwritten with the same value during A/D conversion, the A/D conversion operation preceding the overwrite stops and the conversion result is not stored in the ADCR0n or ADCR1n register. The conversion operation is initialized and conversion starts from the beginning.
	- **2.** In timer trigger mode or external trigger mode, there is a transition to trigger standby status when the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is set to 1. A/D conversion operation is activated by a trigger signal and there is a return to trigger standby status when A/D conversion operation terminates.

The timer trigger is selected by the ITRG0 register.

13.5.2 Operation modes and trigger modes

Diverse conversion operations can be specified for A/D converters 0 and 1 by specifying operation modes and trigger modes. Operation modes and trigger modes are set using the ADSCM00 or ADSCM10 register.

The relationship between operation modes and trigger modes is shown below.

(1) Trigger modes

The four trigger modes that serve as the start timing of A/D conversion processing are available: A/D trigger mode, A/D trigger polling mode, timer trigger mode, and external trigger mode. These trigger modes are set using the ADSCM00 and ADSCM10 registers.

(a) A/D trigger mode

A/D trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin (n = 0 to 7), is a mode that starts A/D conversion by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D

conversion restart operation after an INTAD0 or INTAD1 interrupt (ADCS0 or ADCS1 = 0).

(b) A/D trigger polling mode

A/D trigger polling mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin ($n = 0$ to 7), is a mode that starts A/D conversion by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is not necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D conversion restart operation after an INTAD0 or INTAD1 interrupt (ADCS0 or ADCS1 = 1). The specified analog input is converted serially until the ADCE0 or ADCE1 bit is set to 0. An INTAD0 or INTAD1 interrupt occurs each time a conversion terminates.

(c) Timer trigger mode

Timer trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin $(n = 0 \text{ to } 7)$, is a mode governed by a trigger specified in the A/D internal trigger selection register 0 (ITRG0).

(d) External trigger mode

External trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin, is a mode specified using the ADTRG0 or ADTRG1 pin.

(2) Operation modes

The two operation modes, which are the modes that set the ANI00 to ANI07 and ANI10 to ANI17 pins, are select mode and scan mode. These modes are set using the ADSCM00 and ADSCM10 registers.

(a) Select mode

ANI02 \bigcirc ANI03 \bigcirc ANI04 \bigcirc ANI05 \bigcirc ANI06 \bigcirc ANI07 \bigcirc

Select mode A/D converts one analog input specified in the ADSCM00 or ADSCM10 register. It stores the conversion result in the ADCR0n or ADCR1n register corresponding to the analog input (ANI1n or ANI0n) ($n = 0$ to 7).

AD converter 0

ADCR02 ADCR03 ADCR04 ADCR05 ADCR06 ADCR07

(b) Scan mode

Scan mode sequentially selects and A/D converts pins from the A/D conversion start analog input pin through the A/D conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register. It stores the A/D conversion result in the ADCR0n or ADCR1n register corresponding to the analog input $(n = 0 \text{ to } 7)$. When the specified analog input conversion terminates, there is an A/D conversion termination interrupt (INTAD0 or INTAD1).

13.6 Operation in A/D Trigger Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

13.6.1 Operation in select mode

One analog input specified in the ADSCM00 or ADSCM10 register is A/D converted at a time and the result is stored in an ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with ADCR0n or ADCR1n registers $(n = 0 to 7)$.

An A/D conversion termination interrupt (INTAD0, INTAD1) is generated for each A/D conversion termination, which terminates A/D conversion (ADCS0 or ADCS1 bit = 0).

Remark $x = 00$ to 07, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that reads a result for each A/D conversion.

13.6.2 Operation in scan mode

Pins from the conversion start analog input pin through the conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. An A/D conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input ($n = 0$ to 7). When conversion terminates for all analog inputs through the conversion termination analog input pin, an A/D conversion termination interrupt (INTAD0, INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 bit of ADSCM0 or ADSCM1 register = 0).

Notes 1. Set using SANI3 to SANI0 bits of ADSCM00 or ADSCM10 register.

- Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.
- **2.** Set using ANIS3 to ANIS0 bits of ADSCM00 or ADSCM10 register.

Remark $x = 00$ to 07, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that regularly monitors multiple analog inputs.

13.7 Operation in A/D Trigger Polling Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

Both select mode and scan mode are available in A/D trigger polling mode. Since the ADCS0 or ADCS1 bit of the ADSCM00 or ADSCM10 register remains 1 after an INTAD0 or INTAD1 interrupt in this mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit as an A/D conversion restart operation.

13.7.1 Operation in select mode

The analog input specified in the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0n or ADCR1n register ($n = 0$ to 7).

One analog input is A/D converted at a time and the result is stored in one ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with ADCR0n or ADCR1n register.

An A/D conversion termination interrupt (INTAD0 or INTAD1) is generated for each A/D conversion termination. A/D conversion operation is repeated until the ADCE0 or ADCE1 bit = 0 (ADCS0 or ADCS1 bit = 1).

Remark $x = 00$ to 07, 10 to 17

In A/D trigger polling mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation^{note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion operation does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0n or ADCR1n register is not read before the next A/D conversion, it is overwritten.

Figure 13-8. Example of Select Mode (A/D Trigger Polling Select) Operation (ANI02): For A/D Converter 0

13.7.2 Operation in scan mode

Pins from the conversion start analog input pin through the conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. An A/D conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input ($n = 0$ to 7). When conversion terminates for all analog inputs through the conversion termination analog input pin, an A/D conversion termination interrupt (INTAD0, INTAD1) is generated. A/D conversion operation repeats until the ADCE0 or ADCE1 bit = 0 (ADCS0 or ADCS1 bit = 1).

Notes 1. Set using SANI3 to SANI0 bits of ADSCM00 or ADSCM10 register. Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.

2. Set using ANIS3 to ANIS0 bits of ADSCM00 or ADSCM10 register.

Remark $x = 00$ to 07, 10 to 17

It is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation in A/D trigger polling mode^{Note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion operation does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0n or ADCR1n register is not read before the next A/D conversion, it is overwritten.

13.8 Operation in Timer Trigger Mode

The A/D converter can set an interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a conversion trigger for up to 8 channels (a total of 16 channels in 2 circuits) of analog input (ANI00 to ANI07, ANI10 to ANI17).

The four interrupt signals that can be selected as triggers are the TM0n timer 0 register underflow interrupt signals $(INTTM00$ and $INTTM01)$ and the CM003 and CM013 match interrupt signals $(INTCM003$ and $INTCM013)$ (n = 0, 1).

13.8.1 Operation in select mode

Taking the interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a trigger, one analog input (ANI00 to ANI07, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted once. The conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input ($n = 0$ to 7). An A/D conversion termination interrupt (INTAD0 or INTAD1) is generated for each A/D conversion, which terminates A/D conversion (ADCS0 or ADCS1 = 0).

This is optimal for applications that read A/D conversion values synchronized to a timer trigger.

Remark $x = 00$ to 07, 10 to 17

After A/D conversion termination, A/D converter 0 or 1 changes to trigger wait status (ADCE0 or ADCE1 = 1). It performs A/D conversion operation again when the interrupt signal specified in the ITRG0 register occurs.

13.8.2 Operation in scan mode

Using the interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a trigger, the conversion start analog input pin through the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. Conversion results are stored in the ADCR0n or ADCR1n registers corresponding to the analog inputs. When all of the specified A/D conversions terminate, an A/D conversion termination interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0 or $ADCS1 = 0$).

This is optimal for applications that regularly monitor multiple analog inputs in synchronization with a timer trigger.

Remark $n = 0, 1$

After all of the specified A/D conversions terminate, the A/D converter changes to trigger wait status (ADCE0 or ADCE1 = 1). It performs A/D conversion operation again when the interrupt signal specified in the ITRG0 register occurs.

Figure 13-11. Example of Timer Trigger Scan Mode Operation (For A/D Converter 0) : INTTM00 Selected by ITRG0 Register

13.9 Operation in External Trigger Mode

In external trigger mode, analog input (ANI00 to ANI07, ANI10 to ANI17) is A/D converted on ADTRG0 or ADTRG1 pin input timing.

The valid edge of an external input signal in external trigger mode can be specified as a rising edge, a falling edge, or a rising or falling edge in the ES21 or ES20 bit of the INTM1 register for A/D converter 0 and in the ES31 or ES30 bit of the INTM1 register for A/D converter 1.

13.9.1 Operation in select mode

One analog input (ANI00 to ANI07, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0n or ADCR1n register ($n = 0$ to 7).

Using an ADTRG0 or ADTRG1 signal as a trigger, one analog input at a time is A/D converted and the result is stored in one ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with A/D conversion result registers. For each A/D conversion, an A/D conversion termination interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 bit = 0).

Remark $m = 0, 1$ $n = 0$ to 7

To restart A/D conversion, a trigger must be input again from the ADTRGn pin ($n = 0, 1$).

This is optimal for applications that read results each time there is an A/D conversion in synchronization with an external trigger.

Figure 13-12. Example of Select Mode (External Trigger Select) Operation (ANI02): For A/D Converter 0

13.9.2 Operation in scan mode

Using an ADTRG0 or ADTRG1 signal as a trigger, pins from the conversion start analog input pin through the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. A/D conversion results are stored in the ADCR0n or ADCRN1n registers corresponding to the analog inputs (n = 0 to 7). When conversion terminates for all of the specified analog inputs, an INTAD0 or INTAD1 interrupt is generated, which terminates A/D conversion (ADCS0 or ADCS1 = 0).

Remark $n = 0, 1$

After all specified A/D conversions terminate, A/D conversion is restarted when an external trigger signal occurs.

This is optimal for applications that regularly monitor multiple analog inputs in synchronization with an external trigger.

13.10 Precautions on Operation

13.10.1 Stopping A/D conversion operation

If 0 is written in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register during A/D conversion operation, it stops A/D conversion operation and an A/D conversion result is not stored in the ADCR0n or ADCR1n register ($n =$ 0 to 7).

13.10.2 Trigger input during A/D conversion operation

If a trigger is input during A/D conversion operation, that trigger input is ignored.

13.10.3 External or timer trigger interval

Make the trigger interval (input time interval) in external or timer trigger mode longer than the conversion time specified by the FR2 to FR0 bits of the ADSCM01 or ADSCM11 register.

(1) When interval = 0

If multiple triggers are input simultaneously, they are processed as one trigger signal.

(2) When 0 < interval < conversion time

If an external or timer trigger is input during A/D conversion operation, that trigger input is ignored.

(3) When interval = conversion time

If an external or timer trigger is input at the same time as A/D conversion termination (comparison termination signal and trigger contention), interrupt generation and ADCR0n or ADCR1n register storage of the value with which conversion terminated are performed correctly $(n = 0$ to 7).

13.10.4 Operation in standby modes

(1) HALT mode

A/D conversion operation is suspended. If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0n or ADCR1n register maintain their values (n = 0 to 7).

If released by RESET input, the ADCR0n or ADCR1n register is initialized.

(2) IDLE mode, software STOP mode

Since clock supply to A/D converter 0 or 1 stops, A/D conversion operation is not performed.

If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0n or ADCR1n register maintain their values ($n = 0$ to 7). However, if IDLE mode or software STOP mode is set during A/D conversion operation, A/D conversion operation stops.

If released by RESET input, the ADCR0n or ADCR1n register is initialized.

13.10.5 Compare match interrupt in timer trigger mode

A TM0n timer 0 register underflow interrupt (INTTM00 or INTTM01) and CM003 or CM013 interrupt (INTCM003 or INTCM013) is an A/D conversion start trigger that starts conversion operation ($n = 0, 1$). At this time, the CM003 or CM013 match interrupt (INTCM003 or INTCM013) also functions as a compare register match interrupt for the CPU. In order not to generate these match interrupts for the CPU, disable interrupts using the mask bits (TM0MK0, TM0MK1, CM03MK0, CM03MK1) of the interrupt control registers (TM0IC0, TM0IC1, CM03IC0, CM03IC1).

13.10.6 Timing that makes the A/D conversion result undefined

If the timing of the end of A/D conversion and the timing of the stop of operation of the A/D converter conflict, the A/D conversion value may be undefined. Because of this, be sure to read the A/D conversion result while the A/D converter is in operation. Furthermore, when reading an A/D conversion result after the A/D converter operation has stopped, be sure to have done so by the time the next conversion result is complete.

The conversion result read timing is shown in Figures 13-14 and 13-15 below.

Figure 13-14. Conversion Result Read Timing (When Conversion Result Is Undefined)

Figure 13-15. Conversion Result Read Timing (When Conversion Result Is Normal)

13.10.7 Restriction caused by contention between occurrence of a timer trigger and input of an external <R> **trigger**

A/D conversion may not start if occurrence of a timer trigger and input of an external trigger contend in timer trigger mode or external trigger mode. If a new trigger is input in this state, however, A/D conversion starts and ends normally.

The A/D converter has two external trigger input pins, ADTRG0 and ADTRG1, which alternately function as external interrupt request input pins (INTP2, INTP3) or port input pins (P03, P04), but each alternative function cannot be masked. Therefore, even if these pins are used as external interrupt request input pins or port input pins, not as external trigger input pins, they input an external trigger upon detection of the valid edge set by the INTM1 register, which may result in the contention.

The V850E/IA1 has two A/D converter circuits. Among two external trigger input pins, the ADTRG0 pin is used by A/D converter 0, and the ADTRG1 pin is used by A/D converter 1. Therefore, input from the ADTRG0 pin does not affect the operation of A/D converter 1, and vice versa.

[Conditions not affected by this restriction]

This restriction does not occur in A/D trigger mode and A/D trigger polling mode.

[Countermeasures]

- In timer trigger mode, implement either of the following.
	- <1> Set A/D trigger mode or A/D trigger polling mode as the A/D conversion trigger mode, set an A/D conversion trigger via software during servicing of the timer interrupt that was to be set in the ITRG0 register, and then perform A/D conversion.
	- <2> Fix the level of input from external trigger input pins (ADTRG0, ADTRG1).
- In external trigger mode, implement either of the following.
	- <1> Set A/D trigger mode or A/D trigger polling mode as the A/D conversion trigger mode, set an A/D conversion trigger via software during external interrupt servicing, and then perform A/D conversion.
	- <2> Set timer 0 to PWM mode 2 (sawtooth wave) and set interrupt INTTM00 or INTTM01 in the ITRG0 register. Interrupts INTTM00 and INTTM01 do not occur in PWM mode 2 (sawtooth wave).

13.10.8 Termination of A/D conversion when forcibly suspending scan mode (A/D trigger mode, A/D trigger polling mode, timer trigger mode, external trigger mode) or select mode (A/D trigger polling mode) <R>

When forcibly suspending A/D conversion being performed in scan mode (A/D trigger mode, A/D trigger polling mode, timer trigger mode or external trigger mode) or select mode (A/D trigger polling mode) by clearing the ADCEn bit of the ADSCMn0 register to 0, be sure to execute the clearing three times in succession as shown below.

In the case of scan mode, A/D conversion may not stop but be completed up to the last analog input pin subject to conversion, upon which an A/D conversion end interrupt (INTADn) may occur.

- <1> DI instruction (acknowledgment of interrupts disabled)
- $<$ 2> ADCEn bit of ADSCMn0 register = 0
- $<$ 3> ADCEn bit of ADSCMn0 register = 0

Execute the clearing three times in succession

- $<$ 4> ADCEn bit of ADSCMn0 register = 0
- <5> EI instruction (acknowledgment of interrupts enabled)

13.10.9 Variation of A/D conversion results <R>

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program, such as by averaging the A/D conversion results.

13.10.10 A/D conversion result hysteresis characteristics <R>

Successive comparison type A/D converters hold an analog input voltage in an internal sample & hold capacitor and then perform A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur if the output impedance from the analog input source is too high.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Even if the conversion were to be performed at the same potential, the results may thus vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Even if the conversion were to be performed at the same potential, the results may thus vary.

To obtain more accurate conversion results, lower the output impedance from the analog input source or execute A/D conversion twice consecutively on the same channel, and discard the first conversion result.

13.11 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1%FSR = (Max. value of analog input voltage that can be converted − Min. value of analog input voltage that can be converted)/100

 $= (AV_{REFn} - 0)/100$

 $= AV_{REFn}/100$

Remark $n = 0, 1$

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ $= 0.098$ %FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors. Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of ±1/2LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0……000 to 0……001.

Figure 13-18. Zero-Scale Error

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale − 3/2LSB) when the digital output changes from 1……110 to 1……111.

Figure 13-19. Full-Scale Error

(6) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 13-20. Differential Linearity Error

(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(8) Conversion time

This expresses the time from when a trigger was generated to the time when the digital output was obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

CHAPTER 14 PORT FUNCTIONS

14.1 Features

- Input dedicated ports: 8
	- I/O ports: 75
- Ports alternate as I/O pins of other peripheral functions
- Input or output can be specified in bit units

14.2 Basic Configuration of Ports

The V850E/IA1 has a total of 83 on-chip input/output ports (ports 0 to 4, DH, DL, CS, CT, CM), of which 8 are input-only ports. The port configuration is shown below.

(1) Functions of each port

The V850E/IA1 has the ports shown below.

Any port can operate in 8-bit or 1-bit units and can provide a variety of controls.

Moreover, besides its function as a port, each has functions as the I/O pins of on-chip peripheral I/O in control mode.

Refer to **(3) Port block diagrams** for a block diagram of the block type of each port.

- **Cautions 1. When switching to the control mode, be sure to set ports that operate as output pins or I/O pins in the control mode using the following procedure.**
	- **<1> Set the inactive level for the signal output in the control mode in the corresponding bits of port n (n = 0 to 4, CM, CS, CT, DH, and DL).**
	- **<2> Switch to the control mode using the port n mode control register (PMCn).**

 If <1> above is not performed, the contents of port n may be output for a moment when switching from the port mode to the control mode.

 2. When port manipulation is performed by a bit manipulation instruction (SET1, CLR1, or NOT1), perform byte data read for the port and process the data of only the bits to be manipulated, and write the byte data after conversion back to the port.

 For example, in ports in which input and output are mixed, because the contents of the output latch are overwritten to bits other than the bits for manipulation, the output latch of the input pin becomes undefined (in the input mode, however, the pin status does not change because the output buffer is off).

 Therefore, when switching the port from input to output, set the output expected value to the corresponding bit, and then switch to the output port. This is the same as when the control mode and output port are mixed.

 3. The state of the port pin can be read by setting the port n mode register (PMn) to the input mode regardless of the settings of the PMCn register. When the PMn register is set to the output mode, the value of the port n register (Pn) can be read in the port mode while the output state of the alternate function can be read in the control mode.

(2) Functions of each port pin after reset and registers that set port or control mode

(3) Port block diagrams

Figure 14-1. Type A Block Diagram
Figure 14-2. Type B Block Diagram

Figure 14-3. Type C Block Diagram

Figure 14-4. Type D Block Diagram

Figure 14-6. Type F Block Diagram

Figure 14-7. Type G Block Diagram

Figure 14-8. Type H Block Diagram

Figure 14-9. Type J Block Diagram

Figure 14-10. Type M Block Diagram

Figure 14-11. Type N Block Diagram

Figure 14-12. Type O Block Diagram

Figure 14-13. Type P Block Diagram

14.3 Pin Functions of Each Port

14.3.1 Port 0

Port 0 is an 8-bit input dedicated port in which all pins are fixed for input.

Besides functioning as an input port, in control mode, it also can operate as the timer/counter output stop signal input, external interrupt request input, and A/D converter (ADC) external trigger input.

Although this port also serves as NMI, ESO0/INTP0, ESO1/INTP1, ADTRG0/INTP2, ADTRG1/INTP3, and INTP4 to INTP6, NMI, ESO0/INTP0, ESO1/INTP1, ADTRG0/INTP2, ADTRG1/INTP3, and INTP4 to INTP6 cannot be switched with input port. The status of each pin is read by reading the port.

(1) Operation in control mode

14.3.2 Port 1

Port 1 is a 6-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, it also can operate as the timer/counter I/O and external interrupt request input.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port 1 is set in I/O mode using the port 1 mode register (PM1). In control mode, it is set using the port 1 mode control register (PMC1) and port 1 function control register (PFC1).

(a) Port 1 mode register (PM1)

This register can be read/written in 8-bit or 1-bit units. Write 1 in bits 6 and 7.

(b) Port 1 mode control register (PMC1)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits 6 and 7.

Caution The PMC11, PMC12, PMC14, and PMC15 bits also serve as external interrupts (INTP100, INTP101, INTP110, and INTP111). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control register (xxICn)).

(c) Port 1 function control register (PFC1)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits other than 0 and 3.

Caution When port mode is specified by the port 1 mode control register (PMC1), the setting of this register is invalid.

14.3.3 Port 2

Port 2 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, it also can operate as the timer/counter I/O and external interrupt request input.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port 2 is set in I/O mode using the port 2 mode register (PM2). In control mode, it is set using the port 2 mode control register (PMC2) and port 2 function control register (PFC2).

(a) Port 2 mode register (PM2)

(b) Port 2 mode control register (PMC2)

This register can be read/written in 8-bit or 1-bit units.

Caution The PMC20, PMC25, and PMC26 bits also serve as external interrupts (INTP20, INTP25, and INTP30). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control register (xxICn)).

(c) Port 2 function control register (PFC2)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits 0, 5, and 6.

Caution When port mode is specified by the port 2 mode control register (PMC2), the setting of this register is invalid.

14.3.4 Port 3

Port 3 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, it also can operate as the serial interface (UART0 to UART2) I/O.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port 3 is set in I/O mode using the port 3 mode register (PM3). In control mode, it is set using the port 3 mode control register (PMC3).

(a) Port 3 mode register (PM3)

(b) Port 3 mode control register (PMC3)

14.3.5 Port 4

Port 4 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, it also can operate as the serial interface (CSI0, CSI1, FCAN) I/O.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port 4 is set in I/O mode using the port 4 mode register (PM4). In control mode, it is set using the port 4 mode control register (PMC4).

(a) Port 4 mode register (PM4)

(b) Port 4 mode control register (PMC4)

14.3.6 Port DH

Port DH is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, this can operate as an address bus when memory is expanded externally.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port DH is set in I/O mode using the port DH mode register (PMDH). In control mode, it is set using the port DH mode control register (PMCDH).

(a) Port DH mode register (PMDH)

(b) Port DH mode control register (PMCDH)

14.3.7 Port DL

Port DL is a 16-bit or 8-bit I/O port in which input or output can be specified in 1-bit units.

When using the higher 8 bits of PDL as PDLH and the lower 8 bits as PDLL, it can be used as an 8-bit I/O port that can specify input or output in 1-bit units.

Besides functioning as a port, in control mode, this can operate as an address/data bus when memory is expanded externally.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port DL is set in I/O mode using the port DL mode register (PMDL). In control mode, it is set using the port DL mode control register (PMCDL).

(a) Port DL mode register (PMDL)

The PMDL register can be read/written in 16-bit units.

When using the higher 8 bits of the PMDL register as the PMDLH register and the lower 8 bits as the PMDLL register, it can be read/written in 8-bit or 1-bit units.

(b) Port DL mode control register (PMCDL)

The PMCDL register can be read/written in 16-bit units.

When using the higher 8 bits of the PMCDL register as the PMCDLH register and the lower 8 bits as the PMCDLL register, it can be read/written in 8-bit or 1-bit units.

14.3.8 Port CS

Port CS is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, this can operate as the chip select signal output when memory is expanded externally.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port CS is set in I/O mode using the port CS mode register (PMCS). In control mode, it is set using the port CS mode control register (PMCCS).

(a) Port CS mode register (PMCS)

This register can be read/written in 8-bit or 1-bit units.

(b) Port CS mode control register (PMCCS)

14.3.9 Port CT

Port CT is an 8-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, this can operate as control signal outputs when memory is expanded externally.

(1) Operation in control mode

(2) Setting in I/O mode and control mode

Port CT is set in I/O mode using the port CT mode register (PMCT). In control mode, it is set using the port CT mode control register (PMCCT).

(a) Port CT mode register (PMCT)

(b) Port CT mode control register (PMCCT)

14.3.10 Port CM

Port CM is a 5-bit I/O port in which input or output can be specified in 1-bit units.

Besides functioning as a port, in control mode, this can operate as the wait insertion signal input, internal system clock output, and bus hold control signal output.

(1) Operation in control mode

Note The WAIT and HLDRQ signals are set to control mode by default in ROMless mode 0, 1 or single-chip mode 1. Be sure to fix these pins to the inactive level when not used. These pins function in control mode until port mode is set using the port CM mode control register (PMCCM), so be sure to set these pins to the inactive level before setting PMCCM.

(2) Setting in I/O mode and control mode

Port CM is set in I/O mode using the port CM mode register (PMCM). In control mode, it is set using the port CM mode control register (PMCCM).

(a) Port CM mode register (PMCM)

(b) Port CM mode control register (PMCCM)

14.4 Operation of Port Function

The operation of a port differs depending on whether it is set in the input or output mode, as follows.

14.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch (Pn) by writing it to the port n register (Pn). The contents of the output latch are output from the pin.

Once data is written to the output latch, it is held until new data is written to the output latch.

(2) In input mode

A value can be written to the output latch (Pn) by writing it to the port n register (Pn). However, the status of the pin does not change because the output buffer is off.

Once data is written to the output latch, it is held until new data is written to the output latch.

Caution A bit manipulation instruction (CLR1, SET1, NOT1) manipulates 1 bit but accesses a port in 8-bit units. If this instruction is executed to manipulate a port with a mixture of input and output bits, the contents of the output latch of a pin set in the input mode, in addition to the bit to be manipulated, are overwritten to the current input pin status and become undefined.

14.4.2 Reading from I/O port

(1) In output mode

The contents of the output latch (Pn) can be read by reading the port n register (Pn). The contents of the output latch do not change.

(2) In input mode

The status of the pin can be read by reading the port n register (Pn). The contents of the output latch (Pn) do not change.

14.4.3 Output status of alternate function in control mode

The status of a port pin is not dependent upon the setting of the PMCn register and can be read by setting the port n mode register (PMn) to the input mode. If the PMn register is set to the output mode, the value of the port n register (Pn) can be read in the port mode, and the output status of the alternate function can be read in the control mode.

14.5 Noise Eliminator

14.5.1 Interrupt pins

A timing controller to guarantee the noise elimination times shown below is added to the pins that operate as NMI and valid edge inputs in port control mode. Signal input that changes in less than these elimination times is not accepted internally.

Cautions 1. The above non-maskable/maskable interrupt pins are used to release standby mode. A clock control timing circuit is not used since the internal system clock is stopped in standby mode.

 2. The noise eliminator is valid only in control mode.

14.5.2 Timer 10, timer 11, timer 3 input pins

Noise filtering using the clock sampling shown below is added to the pins that operate as valid edge inputs to timer 10, timer 11, and timer 3. A signal input that changes in less than these elimination times is not accepted internally.

- **Cautions 1. Since the above pin noise filtering uses clock sampling, input signals are not received when the CPU clock is stopped.**
	- **2. The noise eliminator is valid only in control mode.**
- **Remark** fxxTM10,11: Clock of TM10 and TM11 selected by PRM02 register fxxTM3: Clock of TM3 selected by PRM03 register

Figure 14-14. Example of Noise Elimination Timing

(1) Timer 10 noise elimination time selection register (NRC10)

The NRC10 register is used to set the clock source of timer 10 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

Caution The noise elimination function starts operating by setting the TM1CE0 bit of the TMC10 register to 1 (enabling count operations).

(2) Timer 11 noise elimination time selection register (NRC11)

The NRC11 register is used to set the clock source of timer 11 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

Caution The noise elimination function starts operating by setting the TM1CE1 bit of the TMC11 register to 1 (enabling count operations).

(3) Timer 3 noise elimination time selection register (NRC3)

The NRC3 register is used to set the clock source of timer 3 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

Caution The noise elimination function starts operating by setting the TM3CE bit of the TMC30 register to 1 (enabling count operations).

14.5.3 Timer 2 input pins

A noise eliminator using analog filtering and digital filtering using clock sampling are added to the timer 2 input pins. A signal input that changes in less than these elimination times is not accepted internally.

Cautions 1. Since digital filtering uses clock sampling, if it is selected, input signals are not received when the CPU clock is stopped.

- **2. The noise eliminator is valid only in control mode.**
- **3. Refer to Figure 14-14 for an example of a noise eliminator.**

Remark fxxTM2: Clock of TM20 and TM21 selected by PRM02 register

(1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

The FEMn registers are used to specify timer 2 input pin filtering and to set the clock source of noise elimination times and the input valid edge.

These registers can be read/written in 8-bit or 1-bit units.

- **Cautions 1. Even when using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25 without using timer 2, be sure to clear the STFTE bit of timer 2 clock stop register 0 (STOPTE0) to 0.**
	- **2. Before setting the INTP2n pin to the trigger mode, set the PMC2 register. If the PMC2 register is set after the FEMn register has been set, an illegal interrupt may occur as soon as the PMC2 register is set (n = 0 to 5).**
	- **3. The noise elimination function starts operating by setting the CEEn bit of the TCRE0 register to 1 (enabling count operations).**

(2/2)

CHAPTER 15 RESET FUNCTION

When a low level is input to the RESET pin, there is a system reset and each hardware item of the V850E/IA1 is initialized to its initial status.

When the RESET pin changes from low level to high level, reset status is released and the CPU starts program execution. Initialize the contents of various registers as needed within the program.

15.1 Features

• Noise elimination using analog delay (approx. 60 ns) in reset pin $(\overline{\mathsf{RESET}})$

15.2 Pin Functions

During a system reset period, most pin output is high impedance (all pins except CLKOUT^{Note}, RESET, X2, V_{DD5}, VSS5, VDD3, VSS3, CVDD, CVSS, AVDD, AVREF0, AVREF1, and AVSS pins).

Thus, if for example memory is extended externally, a pull-up (or pull-down) resistor must be attached to each pin of ports DH, DL, CS, CT, and CM. If there are no resistors, the external memory that is connected may be destroyed when these pins become high impedance.

Similarly, perform pin processing so that on-chip peripheral I/O function signal output and output ports are not affected.

Note In ROMless mode 0 or 1 and single-chip mode 1, CLKOUT signals also are output during a reset period. In single-chip mode 0, CLKOUT signals are not output until the PMCCM register is set.

Table 15-1 shows the operation status of each pin during a reset period.

(1) Reset signal acknowledgment

(2) Reset at power-on

A reset operation at power-on (power supply application) must guarantee oscillation stabilization time from power-on until reset acknowledgment due to the low level width of the RESET signal.

15.3 Initialization

Initialize the contents of each register as needed within a program. Table 15-2 shows the initial values of the CPU, internal RAM, and on-chip peripheral I/O after reset.

On-Chip Hardware **Initial Value After Reset** Register Name **Initial Value After Reset** Signal edge selection register n (SESA1n) (n = 10, 11) 00H Valid edge selection register (SESC) \vert 00H Timer 2 input filter mode register n $(FEMn)$ $(n = 0$ to 5) 00H Interrupt/exception control function Interrupt control registers (P0IC0 to P0IC6, DETIC0, DETIC1, TM0IC0, CM03IC0, TM0IC1, CM03IC1, CC10IC0, CC10IC1, CM10IC0, CM10IC1, CC11IC0, CC11IC1, CM11IC0, CM11IC1, TM2IC0, TM2IC1, CC2IC0 to CC2IC5, TM3IC0, CC3IC0, CC3IC1, CM4IC0, DMAIC0 to DMAIC3, CANIC0 to CANIC3, CSIIC0, CSIIC1, SRIC0 to SRIC2, STIC0 to STIC2, SEIC0, ADIC0, ADIC1) 47H Command register (PRCMD) Undefined Power save control register (PSC) 00H Clock control register (CKC) 00H Power save mode register (PSMR) 00H Power save control function Lock register (LOCKR) and a control of the System control Peripheral command register (PHCMD) North Control Punchand Peripheral command register (PHCMD) Peripheral status register (PHS) 00H Dead-time timer reload register n (DTRRn) $(n = 0, 1)$ 0FFFH Buffer registers CM0n, CM1n (BFCM0n, BFCM1n) (n = 0 to 3) FFFFH Timer control register 0n (TMC0n) $(n = 0, 1)$ 0508H Timer control register 0nL (TMC0nL) $(n = 0, 1)$ 08H Timer control register 0nH (TMC0nH) (n = 0, 1) 05H Timer unit control register 0n (TUC0n) $(n = 0, 1)$ 01H Timer output mode register n $(TOMRn)$ $(n = 0, 1)$ 00H PWM software timing output register n (PSTOn) $(n = 0, 1)$ 00H PWM output enable register n (POERn) $(n = 0, 1)$ 00H TOMR write enable register n (SPECn) $(n = 0, 1)$ 0000H Timer 0 Timer 0 clock selection register (PRM01) \vert 00H Timer 1n (TM1n) $(n = 0, 1)$ 0000H Compare register 1n (CM1n) (n = 00, 01, 10, 11) 0000H Capture/compare register 1n (CC1n) $(n = 00, 01, 10, 11)$ 0000H Capture/compare control register n (CCRn) $(n = 0, 1)$ 00H Timer unit mode register n (TUMn) $(n = 0, 1)$ 00H Timer control register 1n $(TMC1n)$ $(n = 0, 1)$ 00H Signal edge selection register 1n (SESA1n) $(n = 0, 1)$ 00H Prescaler mode register 1n (PRM1n) $(n = 0, 1)$ 07H Status register n $(STATUSn)$ $(n = 0, 1)$ 00H Timer connection selection register 0 (TMIC0) \vert 00H Timer 1/timer 2 clock selection register (PRM02) 00H CC1n1 capture input selection register (CSL1n) $(n = 0, 1)$ 00H On-chip peripheral I/O Timer 1 Timer 1n noise elimination time selection register (NRC1n) $(n = 0, 1)$ 00H

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (2/6)

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (3/6)

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (4/6)

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (5/6)

Note ^μPD703116: 00H

^μPD70F3116: 08H or 0CH (For details, refer to **16.7.12 Flash programming mode control register (FLPMC)**.)

Caution In the table above, "Undefined" means either undefined at the time of a power-on reset or undefined due to data destruction when RESET ↓ **input and data write timing are synchronized. On a RESET** ↓ **other than this, data is maintained in its previous status.**

CHAPTER 16 FLASH MEMORY (μ**PD70F3116)**

The μPD70F3116 is the flash memory version of the V850E/IA1 and it has an on-chip 256 KB flash memory configured as two 128 KB areas.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.

Writing to a flash memory can be performed with memory mounted on the target system (on board). The dedicated flash memory programmer is connected to the target system to perform writing.

The following can be considered as the development environment and the applications using a flash memory.

- Software can be changed after the V850E/IA1 is solder mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.

16.1 Features

- All area batch erase, or erase in area units (128 KB)
- Communication through serial interface from the dedicated flash memory programmer
- Erase/write voltage: $V_{PP} = 7.8$ V
- On-board programming
- Flash memory programming is possible by the self-programming in area units (128 KB)

16.2 Writing by Flash Memory Programmer

Writing can be performed either on-board or off-board by the dedicated flash memory programmer.

Caution When writing data with the flash memory programmer, the operation is always performed at the frequency multiplied by 5 in the PLL mode.

(1) On-board programming

The contents of the flash memory is rewritten after the V850E/IA1 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash memory programmer.

(2) Off-board programming

Writing to a flash memory is performed by the dedicated program adapter (FA Series), etc., before mounting the V850E/IA1 on the target system.

Remark The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.

When the flash programming adapter (FA-144GJ-8EU) is used for writing, connect the pins as follows.

Notes 1. Configure the oscillator on the FA-144GJ-8EU board using a resonator and a capacitor. The following figure shows an example of the oscillator.

Example

- **2.** Connection is not required for this pin when not using handshakes.
- **3.** The option of dual-power-supply adapter (FA-TVC) for generating 3.3 V is available.
- **4.** In PLL mode: GND In direct mode: VDD5

Remark −: Leave open

16.3 Programming Environment

The following shows the environment required for writing programs to the flash memory of the V850E/IA1.

A host machine is required for controlling the dedicated flash memory programmer.

UART0 or CSI0 is used for the interface between the dedicated flash memory programmer and the V850E/IA1 to perform writing, erasing, etc. A dedicated program adapter (FA Series) is required for off-board writing. Supply the operating clock of the V850E/IA1 via the oscillator configured on the V850E/IA1 board using a resonator and a capacitor.

16.4 Communication Mode

(1) UART0

Transfer rate: 4,800 bps to 76,800 bps (LSB first)

<R>

(2) CSI0

Transfer rate: up to 2 MHz (MSB first)

The dedicated flash memory programmer outputs transfer clocks and the V850E/IA1 operates as a slave.

(3) Handshake-supported CSI communication

Transfer rate: up to 2 MHz (MSB first)

Figure 16-4. Communication with Dedicated Flash Memory Programmer (Handshake-Supported CSI Communication)

16.5 Pin Connection

When performing on-board writing, install a connector on the target system to connect to the dedicated flash memory programmer. Also, install a function on-board to switch from the normal operation mode (single-chip modes 0, 1 or ROMless modes 0, 1) to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as they were immediately after reset in single-chip mode 0. Therefore, all the ports enter the output highimpedance status, so that pin handling is required when the external device does not acknowledge the output highimpedance status.

16.5.1 VPP pin

In the normal operation mode, 0 V is input to the VPP pin. In the flash memory programming mode, 7.8 V writing voltage is supplied to the VPP pin. The following shows an example of the connection of the VPP pin.

Figure 16-5. Connection Example of VPP Pin

16.5.2 Serial interface pin

The following shows the pins used by each serial interface.

When connecting a dedicated flash memory programmer to a serial interface pin that is connected to other devices on-board, care should be taken to avoid the conflict of signals and the malfunction of other devices, etc.

(1) Conflict of signals

When connecting a dedicated flash memory programmer (output) to a serial interface pin (input) which is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.

Figure 16-6. Conflict of Signals (Serial Interface Input Pin)

(2) Malfunction of the other device

When connecting a dedicated flash memory programmer (output or input) to a serial interface pin (input or output) connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.

16.5.3 RESET pin

When connecting the reset signals of the dedicated flash memory programmer to the RESET pin, which is connected, to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When the reset signal is input from the user system in flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash memory programmer.

16.5.4 NMI pin

Do not change the input signal to the NMI pin in flash memory programming mode. If it is changed in flash memory programming mode, programming may not be performed correctly.

16.5.5 MODE0 to MODE2 pins

To shift to the flash memory programming mode, set MODE0 to high-level or low-level input, MODE1 to high-level input, and MODE2 to low-level input, apply the writing voltage (7.8 V) to the VPP pin, and release reset.

16.5.6 Port pins

When the flash memory programming mode is set, all the port pins except the pins which communicate with the dedicated flash memory programmer become output high-impedance status. Nothing need be done to these port pins. If problems such as disabling output high-impedance status should occur to the external devices connected to the ports, connect them to V_{DD5} or Vss₅ via resistors.

16.5.7 Other signal pins

Connect X1 and X2 to the same status as in the normal operation mode. The amplitude is 3.3 V.

16.5.8 Power supply

Supply the power supply (VDD3, VSS3, VDD5, VSS5, AVDD, AVREF0, AVREF1, AVSS, CVDD, and CVss) the same as in normal operation mode. Connect V_{DD}^{Note} and GND of the dedicated flash memory programmer to V_{DD3}, Vss₃, V_{DD5}, and Vsss (VDD of the dedicated flash memory programmer is provided with a power supply monitoring function).

Note Connect V_{DD} after converting the power supply to 3.3 V using a regulator.

16.6 Programming Method

16.6.1 Flash memory control

The following shows the procedure for manipulating the flash memory.

16.6.2 Flash memory programming mode

When rewriting the contents of flash memory using the dedicated flash memory programmer, set the V850E/IA1 in the flash memory programming mode. To switch to this mode, set the MODE0, MODE1, MODE2, and VPP pins before canceling reset.

When performing on-board writing, change modes using a jumper, etc.

- MODE0: High-level or low-level input
- MODE1: High-level input
- MODE2: Low-level input
- VPP: 7.8 V

Figure 16-10. Flash Memory Programming Mode

16.6.3 Selection of communication mode

In the V850E/IA1, a communication mode is selected by inputting pulses (16 pulses max.) to VPP pin after switching to the flash memory programming mode. The VPP pulse is generated by the dedicated flash memory programmer. The following shows the relationship between the number of pulses and the communication mode.

16.6.4 Communication commands

The V850E/IA1 communicates with the dedicated flash memory programmer by means of commands. A command sent from the dedicated flash memory programmer to the V850E/IA1 is called a "command". The response signal sent from the V850E/IA1 to the dedicated flash memory programmer is called the "response command".

Figure 16-11. Communication Commands

The following shows the commands for controlling flash memory of the V850E/IA1. All of these commands are issued from the dedicated flash memory programmer, and the V850E/IA1 performs the various processing corresponding to the commands.

Category	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory and the input data.
	Area verify command	Compares the contents of the specified area and the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
	Area erase command	Erases the contents of the specified area.
	Write back command	Writes back the contents which were erased.
Blank check	Batch blank check command	Checks the erase state of the entire memory.
	Area blank check command	Checks the erase state of the specified area.
Data write	High-speed write command	Writes data by the specification of the write address and the number of bytes to be written, and executes verify check.
	Continuous write command	Writes data from the address following the high- speed write command executed immediately before, and executes verify check.
System setting and control	Status read out command	Acquires the status of operations.
	Oscillation frequency setting command	Sets the oscillation frequency.
	Erasing time setting command	Sets the erasing time of batch erase.
	Writing time setting command	Sets the writing time of data write.
	Write back time setting command	Sets the write back time.
	Silicon signature command	Reads outs the silicon signature information.
	Reset command	Escapes from each state.

Table 16-4. Commands for Controlling Flash Memory

The V850E/IA1 sends back response commands for the commands issued from the dedicated flash memory programmer. The following shows the response commands the V850E/IA1 sends out.

16.7 Flash Memory Programming by Self-Programming

The μ PD70F3116 supports a self-programming function to rewrite the flash memory using a user program. By using this function, the flash memory can be rewritten with a user application. This self-programming function can be also used to upgrade the program in the field.

16.7.1 Outline of self-programming

Self-programming implements erasure and writing of the flash memory by calling the self-programming function (device's internal processing) on the program placed in the block 0 space (000000H to 1FFFFFH) and areas other than internal ROM area. To place the program in the block 0 space and internal ROM area, copy the program to areas other than 000000H to 1FFFFFH (e.g. internal RAM area) and execute the program to call the selfprogramming function.

To call the self-programming function, change the operating mode from normal operation mode to selfprogramming mode using the flash programming mode control register (FLPMC).

Figure 16-12. Outline of Self-Programming

16.7.2 Self-programming function

The μPD70F3116 provides self-programming functions, as shown in Table 16-6. By combining these functions, erasing/writing flash memory becomes possible.

Table 16-6. Function List

16.7.3 Outline of self-programming interface

To execute self-programming using the self-programming interface, the environmental conditions of the hardware and software for manipulating the flash memory must be satisfied.

It is assumed that the self-programming interface is used in an assembly language.

(1) Entry program

This program is to call the internal processing of the device.

It is a part of the application program, and must be executed in memory other than the block 0 space and internal ROM area (flash memory).

(2) Device internal processing

This is manipulation of the flash memory executed inside the device. This processing manipulates the flash memory after it has been called by the entry program.

(3) RAM parameter

This is a RAM area to which the parameters necessary for self-programming, such as write time and erase time, are written. It is set by the application program and referenced by the device internal processing.

The self-programming interface is outlined below.

16.7.4 Hardware environment

To write or erase the flash memory, a high voltage must be applied to the VPP pin. To execute self-programming, a circuit that can generate a write voltage (VPP) and that can be controlled by software is necessary on the application system. An example of a circuit that can select a voltage to be applied to the VPP pin by manipulating a port is shown below.

Figure 16-14. Example of Self-Programming Circuit Configuration

The voltage applied to the VPP pin must satisfy the following conditions:

- Hold the voltage applied to the VPP pin at 0 V in the normal operation mode and hold the VPP voltage only while the flash memory is being manipulated.
- The VPP voltage must be stable from before manipulation of the flash memory starts until manipulation is complete.

Cautions 1. Apply 0 V to the V_{PP} pin when reset is released.

- **2. Implement self-programming in single-chip mode 0 or 1.**
- 3. Apply the voltage to the V_{PP} pin in the entry program.
- **4. If both writing and erasing are executed by using the self-programming function and flash memory programmer on the target board, be sure to communicate with the programmer using CSI0 (do not use the handshake-supported CSI).**

16.7.5 Software environment

The following conditions must be satisfied before using the entry program to call the device internal processing.

Table 16-7. Software Environmental Conditions

16.7.6 Self-programming function number

To identify a self-programming function, the following numbers are assigned to the respective functions. These function numbers are used as parameters when the device internal processing is called.

Function No.	Function Name	
0	Acquiring flash information	
1	Erasing area	
2 to 4	RFU	
5	Area write back	
6 to 8	RFU	
9	Erase byte verify	
10	Erase verify	
11 to 15	RFU	
16	Continuous write in word units	
17 to 19	RFU	
20	Pre-write	
21	Internal verify	
Other	Prohibited	

Table 16-8. Self-Programming Function Number

Remark RFU: Reserved for Future Use

16.7.7 Calling parameters

The arguments used to call the self-programming function are shown in the table below. In addition to these arguments, parameters such as the write time and erase time are set to the RAM parameters indicated by ep (r30).

Table 16-9. Calling Parameters

Notes 1. See **16.7.10 Flash information** for details.

- **2.** Prepare write source data in memory other than the flash memory when data is written continuously in word units.
- **3.** This address must be at a 4-byte boundary.

Caution For all the functions, ep (r30) must indicate the first address of the RAM parameter.

16.7.8 Contents of RAM parameters

Reserve the following 48-byte area in the internal RAM or external RAM for the RAM parameters, and set the parameters to be input. Set the base addresses of these parameters to ep (r30).

Table 16-10. Description of RAM Parameter

Notes 1. Fifth bit of address of ep+4 (least significant bit is bit 0.)

- **2.** Seventh bit of address of ep+4 (least significant bit is bit 0.)
- **3.** Clear the NMI flag by the user program because it is not cleared by the device internal processing.
- **4.** The device internal processing sets this value minus 1 to the timer. Because the fraction is rounded up, add 1 as indicated by the expression of the set value.

Caution Be sure to reserve the RAM parameter area at a 4-byte boundary.

16.7.9 Errors during self-programming

The following errors related to manipulation of the flash memory may occur during self-programming. An error occurs if the return value (r10) of each function is not 0.

Table 16-11. Errors During Self-Programming

Caution The overerase error and undererase error may simultaneously occur in the entire flash memory.

16.7.10 Flash information

For the flash information acquisition function (function No. 0), the option number (r7) to be specified and the contents of the return value (r10) are as follows. To acquire all flash information, call the function as many times as required in accordance with the format shown below.

Table 16-12. Flash Information

Cautions 1. The start address of area 0 is 0. The "end address + 1" of the preceding area is the start address of the next area.

 2. The flash information acquisition function does not check values such as the maximum number of areas specified by the argument of an option. If an illegal value is specified, an undefined value is returned.

16.7.11 Area number

The area numbers and memory map of the μ PD70F3116 are shown below.

16.7.12 Flash programming mode control register (FLPMC)

The flash programming mode control register (FLPMC) is a register used to enable/disable writing to flash memory and to specify the self-programming mode.

This register can be read/written in 8-bit or 1-bit units (the VPP bit (bit 2) is read-only).

- **Cautions 1. Be sure to transfer control to the internal RAM or external memory beforehand to manipulate the FLSPM bit. However, in on-board programming mode set by the flash memory programmer, the specification of FLSPM bit is ignored.**
- FLPMC **Address** FFFFF8D4H Initial value**Note** 08H/0CH/00H 7 6 5 4 <3> <2> <1> 0 0FLSPMVPPVPPDIS0000 **Note** 08H: When writing voltage is not applied to the VPP pin 0CH: When writing voltage is applied to the VPP pin 00H: Product not provided with flash memory (μPD703116) Bit position Bit name Function 3 VPPDIS Enables/disables writing/erasing on-chip flash memory. When this bit is 1, writing/erasing on-chip flash memory is disabled even if a high voltage is applied to the V_{PP} pin. 0: Enables writing/erasing flash memory 1: Disables writing/erasing flash memory 2 \vert VPP \vert Indicates the voltage applied to the V_{PP} pin reaches the writing-enabled level (readonly). This bit is used to check whether writing is possible or not in the selfprogramming mode. 0: Indicates high-voltage application to VPP pin is not detected (the voltage has not reached the writing voltage enable level) 1: Indicates high-voltage application to VPP pin is detected (the voltage has reached the writing voltage enable level) 1 FLSPM Controls switching between internal ROM and the self-programming interface. This bit can switch the mode between the normal mode set by the mode pin on the application system and the self-programming mode. The setting of this bit is valid only if the voltage applied to the VPP pin reaches the writing voltage enable level. 0: Normal mode (for all addresses, instruction fetch is performed from on-chip flash memory) 1: Self-programming mode (device internal processing is started)
- **2. Do not change the initial value of bits 0 and 4 to 7.**

Setting data to the flash programming mode control register (FLPMC) is performed in the following sequence.

- <1> Disable interrupts (set the NP bit and ID bit of the PSW to 1).
- <2> Prepare the data to be set in the specific register in a general-purpose register.
- <3> Write data to the peripheral command register (PHCMD).
- <4> Set the flash programming mode control register (FLPMC) by executing the following instructions.
	- Store instruction (ST/SST instructions)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instructions)
- <5> Insert NOP instructions (5 instructions (<5> to <9>)).

<10> Cancel the interrupt disabled state (reset the NP bit of the PSW to 0).

```
[Description example] <1> LDSR rX, 5
                     <2> MOV 0x02, r10
                     <3> ST.B r10, PHCMD[r0]
                     <4> ST.B r10, FLPMC[r0]
                     <5> NOP
                    <6> NOP
                     <7> NOP
                    <8> NOP
                     <9> NOP
                     <10> LDSR rY, 5
```
Remark rX: Value written to the PSW

rY: Value returned to the PSW

No special sequence is required for reading a specific register.

- **Cautions 1. If an interrupt is acknowledged between when PHCMD is issued (<3>) and writing to a specific register (<4>) immediately after issuing PHCMD, writing to the specific register may not be performed and a protection error may occur (the PRERR bit of the PHS register = 1).** Therefore, set the NP bit of the PSW to 1 \langle <1> \rangle to disable interrupt acknowledgment. **Similarly, disable acknowledgment of interrupts when a bit manipulation instruction is used to set a specific register.**
	- **2. Use the same general-purpose register used to set a specific register (<3>) for writing to the** PHCMD register (<4>) even though the data written to the PHCMD register is dummy data. **This is the same as when a general-purpose register is used for addressing.**
	- **3. Before executing this processing, complete all DMA transfer operations.**

16.7.13 Calling device internal processing

This section explains the procedure to call the device internal processing from the entry program.

Before calling the device internal processing, make sure that all the conditions of the hardware and software environments are satisfied and that the necessary arguments and RAM parameters have been set. Call the device internal processing by setting the FLSPM bit of the flash programming mode control register (FLPMC) to 1 and then executing the trap 0x1f instruction. The processing is always called using the same procedure. It is assumed that the program of this interface is described in an assembly language.

- <1> Set the FLPMC register as follows:
	- VPPDIS bit = 0 (to enable writing/erasing flash memory)
	- FLSPM bit $= 1$ (to select self-programming mode)
- <2> Clear the NP bit of the PSW to 0 (to enable NMIs (only when NMIs are used on the application)).
- <3> Execute trap 0x1f to transfer the control to the device's internal processing.
- <4> Set the NP bit and ID bit of the PSW to 1 (to disable all interrupts).
- <5> Set the value to the peripheral command register (PHCMD) that is to be set to the FLPMC register.
- <6> Set the FLPMC register as follows:
	- VPPDIS bit $= 1$ (to disable writing/erasing flash memory)
	- \bullet FLSPM bit = 0 (to select normal operation mode)
- <7> Wait for the internal manipulation setup time (see **16.7.13 (5) Internal manipulation setup parameter**).

(1) Parameter

- r6: First argument (sets a self-programming function number)
- r7: Second argument
- r8: Third argument
- r9: Fourth argument
- ep: First address of RAM parameter

(2) Return value

- r10: Return value (return value from device internal processing of 4 bytes)
- ep+4:Bit 7: NMI flag (flag indicating whether an NMI occurred while the device internal processing was being executed)
	- 0: NMI did not occur while device internal processing was being executed.
	- 1: NMI occurred while device internal processing was being executed.

If an NMI occurs while control is being transferred to the device internal processing, the NMI request may never be reflected. Because the NMI flag is not internally reset, this bit must be cleared before calling the device internal processing. After the control returns from the device internal processing, NMI dummy processing can be executed by checking the status of this flag using software.

(3) Description

Transfer control to the device internal processing specified by a function number using the trap instruction. To do this, the hardware and software environmental conditions must be satisfied. Even if trap 0x1f is used in the user application program, trap 0x1f is treated as another operation after the FLPMC register has been set. Therefore, use of the trap instruction is not restricted on the application.

(4) Program example

An example of a program in which the entry program is executed as a subroutine is shown below. In this example, the return address is saved to the stack and then the device internal processing is called. This program must be located in memory other than the block 0 space and flash memory area.

```
ISETUP 130 1987 -- Internal manipulation setup parameter
EntryProgram: 
  add -4, sp -5 -- Prepare
  st.w 1p, 0[sp] -- Save return address
 movea lo(0x00a0), r0, r10 -- 
  ldsr r10, 5 -- PSW = NP, ID 
 mov lo(0x0002), r10 -- 
  st.b r10, PHCMD[r0] -- PHCMD = 2 
  st.b r10, FLPMC[r0] -- VPPDIS = 0, FLSPM = 1nop 
  nop 
  nop 
 nop 
  nop 
 movea lo(0x0020), r0, r10 -- 
  ldsr r10, 5 -- PSW = ID 
  trap 0x1f -- Device Internal Process
 movea lo(0x00a0), r0, r6 -- 
  ldsr r6, 5 -- PSW = NP, ID 
  mov lo(0x08), r6 
  st.b r6, PHCMD [r0] -- PHCMD = 8st.b r6, FLPMC[r0] -- VPPDIS = 1, FLSPM = 0nop 
 nop 
  nop 
  nop 
 nop 
 mov ISETUP, 1p -- loop time = 130
loop: 
  divh r6, r6 -- To kill time
  add -1, lp -- Decrement counter
  jne loop --
  ld.w 0[sp], lp -- Reload lp 
  add 4, sp -- Dispose
  jmp [lp] - Return to caller
```
(5) Internal manipulation setup parameter

If the self-programming mode is switched to the normal operation mode, the μ PD70F3116 must wait for 100 μ s before it accesses the flash memory. In the program example in (4) above, the elapse of this wait time is ensured by setting ISETUP to "130" (@ 50 MHz operation). The total number of execution clocks in this example is 39 clocks (divh instruction (35 clocks) + add instruction (1 clock) + jne instruction (3 clocks)). Ensure that a wait time of 100 μ s elapses by using the following expression.

39 clocks (total number of execution clocks) \times 20 ns (@ 50 MHz operation) \times 130 (ISETUP) = 101.4 μ s (wait time)

16.7.14 Erasing flash memory flow

The procedure to erase the flash memory is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.

Figure 16-17. Erasing Flash Memory Flow

16.7.15 Continuous writing flow

The procedure to write data all at once to the flash memory by using the function to continuously write data in word units is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.

Figure 16-18. Continuous Writing Flow

16.7.16 Internal verify flow

The procedure of internal verification is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.

16.7.17 Acquiring flash information flow

The procedure to acquire the flash information is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.

Figure 16-20. Acquiring Flash Information Flow

16.7.18 Self-programming library

V850 Series Flash Memory Self-Programming User's Manual is available for reference when executing selfprogramming.

In this manual, the library uses the self-programming interface of the V850 microcontrollers and can be used in C as a utility and as part of the application program. To use the library, thoroughly evaluate it on the application system.

(1) Functional outline

Figure 16-21 outlines the function of the self-programming library. In this figure, a rewriting module is located in area 0 and the data in area 1 is rewritten or erased.

The rewriting module is a user program to rewrite the flash memory. The other areas can be also rewritten by using the flash functions included in this self-programming library. The flash functions expand the entry program in the external memory or internal RAM and call the device internal processing.

When using the self-programming library, make sure that the hardware conditions, such as the write voltage, and the software conditions, such as interrupts, are satisfied.

Figure 16-21. Functional Outline of Self-Programming Library

The configuration of the self-programming library is outlined below.

Figure 16-22. Outline of Self-Programming Library Configuration

16.8 How to Distinguish Flash Memory and Mask ROM Versions

It is possible to distinguish a flash memory version (μ PD70F3116) and a mask ROM version (μ PD703116) by means of software, using the methods shown below.

- <1> Disable interrupts (set the NP bit of PSW to 1).
- <2> Write data to the peripheral command register (PHCMD).
- <3> Set the VPPDIS bit of the flash programming mode control register (FLPMC) to 1.
- <4> Insert NOP instructions (5 instructions (<4> to <8>)).
- <9> Cancel the interrupt disabled state (reset the NP bit of the PSW to 0).
- <10> Read the VPPDIS bit of the flash programming mode control register (FLPMC).
	- If the value read is 0: Mask ROM version $(\mu$ PD703116)
	- If the value read is 1: Flash memory version $(\mu$ PD70F3116)

- **Remark** rX: Value written to the PSW
	- rY: Value returned to the PSW
- **Cautions 1. If an interrupt is acknowledged between when PHCMD is issued (<2>) and writing to a specific register (<3>) immediately after issuing PHCMD, writing to a specific register may not be performed and a protection error may occur (the PRERR bit of the PHS register = 1).** Therefore, set the NP bit of the PSW to 1 \langle <1> \rangle to disable interrupt acknowledgment. **Similarly, disable acknowledgment of interrupts when a bit manipulation instruction is used to set a specific register.**
	- **2. When a store instruction is used for setting a specific register, be sure to use the same general-purpose register used to set the specific register for writing to the PHCMD register even though the data written to the PHCMD register is dummy data. This is the same as when a general-purpose register is used for addressing.**
	- **3. Before executing this processing, complete all DMA transfer operations.**

CHAPTER 17 TURNING ON/OFF POWER

The V850E/IA1 has three types of power supply pins: 3.3 V power supply pins for internal units (V_{DD3} and CV_{DD}), 5 V power supply pins for external pins (V_{DD5} and AV_{DD}), and a flash programming power supply pin (V_{PP})^{wee}. This chapter explains the I/O pin status when power is turned ON/OFF.

Note ^μPD70F3116 only

[Recommended timing of turning ON/OFF power]

• To turn ON

Keep the voltage on the VDD5 and AVDD pins at 0 V until the voltage on the VDD3 pin rises to the level at which the operation is guaranteed (3.0 to 3.6 V).

• To turn OFF

Keep the voltage on the V_{DD3} pin at the level at which the operation is guaranteed (3.0 to 3.6 V), until the voltage on the VDD5 and AVDD pins has dropped to 0 V.

• When releasing reset status by RESET pin Release the reset status by the $\overline{\text{REST}}$ pin after both the 3.3 V power supply and 5 V power supply have risen.

Figure 17-1. Recommended Timing of Turning ON/OFF Power

[Other timing]

- If power is supplied to the VDD5 and AVDD pins before the voltage on the VDD3 pins rises to the level at which the operation is guaranteed (3.0 to 3.6 V), the status of the I/O pin is undefined^{Note} until the voltage on the V_{DD3} pin reaches 3.0 V.
- If the voltage on the V_{DD3} pin drops below the level at which the operation is guaranteed (3.0 to 3.6 V) before the voltage on the V_{DD5} and AV_{DD} pins drops to 0 V, the status of the I/O pin is undefined^{Note}.
	- **Note** This means that the input or output mode of an I/O pin, or the output level of an output pin is not determined.

CHAPTER 18 ELECTRICAL SPECIFICATIONS

18.1 Normal Operation Mode

Absolute Maximum Ratings (T_A = 25°C)

- **Notes 1.** Be sure not to exceed the absolute maximum ratings (MAX. value) of each power supply voltage.
	- **2.** CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (μPD70F3116 only)
	- **3.** Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
		- When power supply voltage rises VPP must exceed VDD3 and VDD5 10 μ s or more after VDD3 and VDD5 have reached the lower-limit value (V_{DD3}: 3.0 V, V_{DD5}: 4.5 V) of the operating voltage range (see a in the figure below).
		- When power supply voltage drops V_{DD3} and V_{DD5} must be lowered 10 μs or more after VPP falls below the lower-limit value (V_{DD3}: 3.0 V, VDD5: 4.5 V) of the operating voltage range of VDD3 and VDD5 (see b in the figure below).

- Cautions 1. Do not directly connect output (or I/O) pins of IC products to each other, or to V_{DD}, V_{CC}, and **GND. Open drain pins or open collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.**
	- **2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.**

 The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

Capacitance (TA = 25°**C, VDD3 = VDD5 = VSS3 = VSS5 = 0 V)**

Operating Conditions

Caution When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fXX) 32 MHz or lower.

Clock Oscillator Characteristics (TA = −**40 to +85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A), TA =** −**40 to +110**°**C:** μ**PD703116(A1), 70F3116(A1))**

(a) Ceramic resonator or crystal resonator connection

Remarks 1. Connect the oscillator as close to the X1 and X2 pins as possible.

- **2.** Do not wire any other signal lines in the area indicated by the broken lines.
- **3.** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

(b) External clock input

Recommended Oscillator Constant

(a) Ceramic resonator

(i) Murata Mfg. Co., Ltd (TA = −**40 to +85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A), TA =** −**40 to +110**°**C:** μ**PD703116(A1), 70F3116(A1))**

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer.

 If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

 The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850E/IA1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

DC Characteristics (TA = –40 to +85°C: μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +110°C: μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V) (1/2)

Notes 1. AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, LWR/PCT0, UWR/PCT1, PCT2, PCT3, RD/PCT4, PCT5, ASTB/PCT6, PCT7, WAIT/PCM0, CLKOUT/PCM1, HLDAK/PCM2, HLDRQ/PCM3, PCM4, CS0/PCS0 to CS7/PCS7 pins

- **2.** CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (μPD70F3116 only)
- **3.** P31/TXD0, P33/TXD1, P36/TXD2, P41/SO0, P44/SO1, P47/CTXD pins
- **4.** AD0_DBG to AD3_DBG, TRIG_DBG pins (μPD70F3116 only)
- **5.** TO000 to TO005, TO010 to TO015 pins

DC Characteristics (TA = –40 to +85°C: μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +110°C: μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V) (2/2)

Notes 1. Value in the PLL mode

- **2.** Determine the value by calculating fxx from the operating conditions.
- **3.** The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

Remarks 1. fxx: Internal system clock frequency (MHz)

- **2.** An example of calculating the power supply current is shown below.
	- Power supply current (TYP.) of the V850E/IA1 in normal mode when $fxx = 32$ MHz V_{DD3} + CV_{DD}: I_{DD1} = 2.4fxx + 12 = 2.4 × 32 + 12 = 88.8 mA V_{DD5} : $I_{\text{DD1}} = 30 \text{ mA}$

Data Retention Characteristics (TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

 TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1))**

Notes 1. The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

 2. P00/NMI, P01/ESO0/INTP0, P02/ESO1/INTP1, P03/ADTRG0/INTP2, P04/ADTRG1/INTP3, P05/INTP4 to P07/INTP6, P10/TIUD10/TO10, P11/TCUD10/INTP100, P12/TCLR10/INTP101, P13/TIUD11/TO11, P14/TCUD11/INTP110, P15/TCLR11/INTP111, P20/TI2/INTP20, P21/TO21/INTP21 to P24/TO24/INTP24, P25/TCLR2/INTP25, P26/TI3/TCLR3/INTP30, P27/TO3/INTP31, P30/RXD0, P32/RXD1, P34/ASCK1, P35/RXD2, P37/ASCK2, P40/SI0, P42/SCK0, P43/SI1, P45/SCK1, P46/CRXD, MODE0 to MODE2, CKSEL, RESET pins

3. CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (μPD70F3116 only)


```
AC Characteristics (TA = –40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A), 
        TA = –40 to +110°C: μPD703116(A1), 70F3116(A1), 
       VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V, 
       output pin load capacitance: CL = 50 pF)
```
AC test input test points

(a) Other than (b) to (d) below

(b) AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, LWR/PCT0, UWR/PCT1, PCT2, PCT3, RD/PCT4, PCT5, ASTB/PCT6, PCT7, WAIT/PCM0, CLKOUT/PCM1, HLDAK/PCM2, HLDRQ/PCM3, PCM4, CS0/PCS0 to CS7/PCS7 pins

(c) CLK_DBGNote, SYNCNote, AD0_DBG to AD3_DBGNote, RESET pins

(d) X1 pin

AC test output test points

(a) Pins other than (b) below

(b) AD0_DBG to AD3_DBG, TRIG_DBG pins (μ**PD70F3116 only)**

Load conditions

(1) Clock timing (1/2)

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Notes 1. –40°C ≤ T^A ≤ +110°C

 2. –40°C ≤ T^A ≤ +85°C

 3. When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fxx) 32 MHz or lower.

Remark T = tcyk

(1) Clock timing (2/2)

(2) Output waveform (except for CLKOUT)

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A), TA = –40 to** +**110**°**C:** μ**PD703116(A1), 70F3116(A1), VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V** ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V, output pin load capacitance: CL = 50 pF)**

(3) Reset timing

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V, CL = 50 pF)**

Caution Thoroughly evaluate the oscillation stabilization time.

Remark Tost: Oscillation stabilization time

(4) Multiplex bus timing

(a) CLKOUT asynchronous (TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

 TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

 VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

 output pin load capacitance: CL = 50 pF)

Remarks 1. $T = t_{CYK}$

- **2.** w: Number of wait clocks inserted in the bus cycle
	- The sampling timing changes when a programmable wait is inserted.
- **3.** i: Number of idle states inserted after the read cycle (0 or 1)
- **4.** was: Number of address setup wait states (0 or 1)
- **5.** wAH: Number of address hold wait states (0 or 1)
- **6.** Observe at least either of the data input hold time throp or throp.
- **7.** For the number of wait clocks to be inserted, refer to **4.6.3 Relationship between programmable wait and external wait**.

(b) CLKOUT synchronous (TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

```
 TA = –40 to +110°C: μPD703116(A1), 70F3116(A1),
```
 VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

 output pin load capacitance: CL = 50 pF)

Remarks 1. $T = t$ cyk

- **2.** wAH: Number of address hold wait states (0 or 1)
- **3.** Observe at least either of the data input hold time throu or throup.

(c) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)

Remark LWR and UWR are high level.

(d) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)

(e) Bus hold

- **(5) Interrupt timing**
	- **(TA = –40 to** +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

 TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

```
VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V, CL = 50 pF)
```


Remark T: Digital filter sampling clock

- T can be selected by setting the following registers.
- INTP100, INTP101:

Can be selected from fxxTM10, fxxTM10/2, fxxTM10/4, and fxxTM10/8 by setting the NRC101 and NRC100 bits of the timer 10 noise elimination time selection register (NRC10) (fxxTM10: clock selected with the timer 1/timer 2 clock selection register (PRM02)).

• INTP110, INTP111:

Can be selected from fxxTM11, fxxTM11/2, fxxTM11/4, and fxxTM11/8 by setting the NRC111 and NRC110 bits of the timer 11 noise elimination time selection register (NRC11) (fxxTM11: clock selected with the PRM02 register).

• INTP30:

Can be selected from fxxTM3/2, fxxTM3/4, fxxTM3/8, and fxxTM3/16 by setting the NRC31 and NRC30 bits of the timer 3 noise elimination time selection register (NRC3) (fxxTM3: clock selected with the timer 3 clock selection register (PRM03)).

• INTP31:

Can be selected from $fx \times TM3/32$, $fx \times TM3/64$, $fx \times TM3/128$, and $fx \times TM3/256$ by setting the NRC33 and NRC32 bits of the timer 3 noise elimination time selection register (NRC3) (fxxTM3: clock selected with the PRM03 register).

(6) Timer input timing

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A), TA = –40 to** +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V, CL = 50 pF)**

Note When setting the timer 2 count clock/control edge selection register 0 (CSE0)'s CESE1 bit to 1 and CESE0 bit to 0.

Remarks 1. T: Digital filter sampling clock

- T can be selected by setting the following registers.
- When using TIUDn, TCUDn, and TCLRn ($n = 10$, 11), the following cycles can be selected by setting the NRCn1 and NRCn0 bits of timer n noise elimination time selection register (NRCn). When $fxx/2$ is selected for the timer n base clock: $fxx/2$, $fxx/4$, $fxx/8$, $fxx/16$ When $fxx/4$ is selected for the timer n base clock: $fxx/4$, $fxx/8$, $fxx/16$, $fxx/32$
- When using TCLR2 and TI2, the following cycles can be selected by setting the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02).
	- When $fxx/2$ is selected for the timer 2 base clock: $fxx/2$
	- When fxx/4 is selected for the timer 2 base clock: fxx/4
- When using TCLR3 and TI3, the following cycles can be selected by setting the NRC31 and NRC30 bits of timer 3 noise elimination time selection register (NRC3).
	- When fxx is selected for the timer 3 base clock: $fxx/2$, $fxx/4$, $fxx/8$, $fxx/16$
	- When $fxx/2$ is selected for the timer 3 base clock: $fxx/4$, $fxx/8$, $fxx/16$, $fxx/32$
- **2.** fxx: Internal system clock frequency

- **(7) Timer operating frequency**
	- **(TA = –40 to** +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

- **Notes 1.** Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is $1B$ (fcLK = fxx/2)
	- **2.** Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register $(PRM02) = OB$ (fcLK = fxx/4).

(8) CSI timing (1/2)

(a) Master mode

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Remark $n = 0, 1$

(8) CSI timing (2/2)

(b) Slave mode

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Remark $n = 0, 1$

(9) UART0 timing

```
(TA = –40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),
```

```
TA = –40 to +110°C: μPD703116(A1), 70F3116(A1),
```
VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Parameter	Svmbol	Conditions	MIN.	MAX.	Unit
UART0 baud rate generator input	TBRG			25	MHz
frequency					

Remark fBRG (UART0 baud rate generator input frequency) can be selected from fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, fxx/512, fxx/1024, and fxx/2048 by setting the TPS3 to TPS0 bits of clock selection register 0 (CKSR0) (fxx: Internal system clock frequency).

(10) UART1, UART2 timing (1/2)

(a) Clocked master mode

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Remarks 1. $T = 2$ tcyk

```
 2. k: Setting value of prescaler compare register n (PRSCMn) of UARTn
```
3. $n = 1, 2$

(10) UART1, UART2 timing (2/2)

(b) Clocked slave mode

(TA = –40 to +**85**°**C:** μ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = –40 to +**110**°**C:** μ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Remarks 1. $T = 2$ tcyk

 2. k: Setting value of PRSCMn register of UARTn

3. $n = 1, 2$

(11) CAN timing <R>

```
(TA = –40 to +85°C: µPD703116, 703116(A), 70F3116, 70F3116(A),
```
TA = –40 to +**110**°**C:** µ**PD703116(A1), 70F3116(A1),**

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±**0.5 V, VSS3 = VSS5 = CVSS = 0 V,**

output pin load capacitance: CL = 50 pF)

Internal delay time (tNODE) = Internal transmission delay time (tourput) + Internal reception delay time (tINPUT)

(12) NBD timing (µ**PD70F3116 only)**

 $(TA = 0 \text{ to } +40^{\circ} \text{C}, \text{ VDD3} = \text{C} \text{VDD} = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V } \pm 0.5 \text{ V}, \text{ VSS3} = \text{VSS5} = \text{CVSS} = 0 \text{ V},$

output pin load capacitance: CL = 100 pF)

A/D Converter Characteristics

(TA = –40 to +**85**°**C:** µ**PD703116, 703116(A), 70F3116, 70F3116(A),**

TA = −**40 to +110**°**C:** µ**PD703116(A1), 70F3116(A1),**

 $V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $AV_{DD} = V_{DD5} = 5$ V ± 0.5 V, $AV_{SS} = V_{SS3} = V_{SS5} = CV_{SS} = 0$ V, $C_L = 50$ pF)

Notes 1. The quantization error (±0.5 LSB) is not included.

 2. The V850E/IA1 incorporates two A/D converters. This is the rated value for one converter.

Remarks 1. LSB: Least Significant Bit

2. $n = 0, 1$

18.2 Flash Memory Programming Mode (µ**PD70F3116 only)**

Basic Characteristics (TA = 0 to 70°**C (during rewrite),**

TA = −**40 to +85**°**C (except during rewrite):** µ**PD70F3116, 70F3116(A),**

TA = −**40 to +110**°**C (except during rewrite):** µ**PD70F3116(A1),**

 $V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V)

Notes 1. The recommended setting value of the step erase time is 0.4 s.

- **2.** The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- **3.** The recommended setting value of the write-back time is 1 ms.
- **4.** Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step writing time is 20 μ s.
- **6.** 20 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- **7.** When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites

Remarks 1. When the PG-FP4 or PG-FP5 are used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified. <R>

 2. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH

Serial Write Operation Characteristics (T_A = 0 to 70°C, V_{DD3} = CV_{DD} = 3.0 to 3.6 V,

Remark T = tcyk

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)

NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

CHAPTER 20 RECOMMENDED SOLDERING CONDITIONS

V850E/IA1 should be soldered and mounted under the following recommended conditions. For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 20-1. Surface Mounting Type Soldering Conditions

(1) μ**PD703116GJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD703116GJ(A)-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD703116GJ(A1)-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD70F3116GJ-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD70F3116GJ(A)-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD70F3116GJ(A1)-UEN: 144-pin plastic LQFP (fine pitch) (20** × **20)**

(2) μ**PD70F3116GJ-UEN-A: 144-pin plastic LQFP (fine pitch) (20** × **20)** ^μ**PD70F3116GJ(A1)-UEN-A: 144-pin plastic LQFP (fine pitch) (20** × **20)**

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

- **2.** For soldering methods and conditions other than those recommended above, consult an NEC Electronics sales representative.
- **3.** For soldering conditions for the μPD703116GJ-xxx-UEN-A, 703116GJ(A)-xxx-UEN-A, 703116GJ(A1)-xxx-UEN-A, and 70F3116GJ(A)-UEN-A, consult an NEC Electronics sales representative.

APPENDIX A NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system based on this configuration.

APPENDIX B REGISTER INDEX

APPENDIX C INSTRUCTION SET LIST

C.1 Functions

(1) Symbols used in operand descriptions

(2) Symbols used in operands

(3) Symbols used in operations

(4) Symbols used in execution clock

(5) Symbols used in flag operations

(6) Condition codes

C.2 Instruction Set (Alphabetical Order)

- **Notes 1.** dddddddd is the higher 8 bits of disp9.
	- **2.** 4 if there is an instruction to overwrite the contents of the PSW immediately before
	- **3.** If there is no wait state (3 + number of read access wait states)
	- **4.** n is the total number of load registers in list12. (According to the number of wait states. If there are no wait states, n is the number of registers in list12. When $n = 0$, the operation is the same as $n = 1$.)
	- **5.** RRRRR: Other than 00000
	- **6.** Only the lower halfword of data is valid.
	- **7.** ddddddddddddddddddddd is the higher 21 bits of disp22.
	- **8.** ddddddddddddddd is the higher 15 bits of disp16.
	- **9.** According to the number of wait states (1 if there are no wait states)
	- **10.** b: Bit 0 of disp16
	- **11.** According to the number of wait states (2 if there are no wait states)
	- **12.** In this instruction, although the source register is regarded as reg2 for convenience of the mnemonic description, the reg1 field is used in the opcode. Therefore, the meanings of register specifications assigned in the mnemonic description and in the opcode differ from those in other instructions. rrrrr = regID specification
		- $RRRRR = reg2$ specification
	- **13.** iiiii: Lower 5 bits of imm9 IIII: Higher 4 bits of imm9
	- **14.** Shortened by 1 clock if reg2 = reg3 (lower 32 bits of result are not written to register) or reg3 = $r0$ (higher 32 bits of result are not written to register).
	- **15.** sp/imm: Specify in bits 19 and 20 of sub-opcode.
	- **16.** $ff = 00$: Load sp in ep.
		- 01: Load sign-extended 16-bit immediate data (bits 47 to 32) in ep.
		- 10: Load 16-bit immediate data (bits 47 to 32) logically shifted 16 bits to the left in ep.
		- 11: Load 32-bit immediate data (bits 63 to 32) in ep.
	- **17.** $n + 3$ clocks when imm = imm32
	- **18.** rrrrr: Other than 00000
	- 19. ddddddd is the higher 7 bits of disp8.
	- **20.** dddd is the higher 4 bits of disp5.
	- 21. dddddd is the higher 6 bits of disp8.
	- **22.** Do not make a combination that satisfies all the following conditions when using the "MUL reg1, reg2, reg3" instruction and "MULU reg1, reg2, reg3" instruction. Operation is not guaranteed when an instruction that satisfies the following conditions is executed.
		- Reg1 = $reg3$
		- Reg1 \ne reg2
		- Reg1 \neq r0
		- Reg $3 \neq r0$

D.1 Major Revisions in This Edition

D.2 Revision History up to Previous Edition

The following table shows the revision history up to the previous editions. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

> **Hanover Office** Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/