EL5171, EL5371

Data Sheet August 10, 2010

FN7307.7

250MHz Differential Twisted-Pair Drivers

The EL5171 and EL5371 are single and triple bandwidth amplifiers with an output in differential form. They are primarily targeted for applications such as driving twisted-pair lines in component video applications. The input signal is single-ended and the outputs are always differential.

On the EL5171 and EL5371, two feedback inputs provide the user with the ability to set the gain of each device (stable at minimum gain of one). For a fixed gain of two, please see EL5170 and EL5370.

The output common mode level for each channel is set by the associated V_{RFF} pin, which have a -3dB bandwidth of over 50MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5171 and EL5371 are specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

*Add "-T7" or "-T13" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- Fully differential outputs and feedback
- \cdot Input range $\pm 2.3V$ typ.
- 250MHz 3dB bandwidth
- 800V/µs slew rate
- Low distortion at 5MHz
- Single 5V or dual ±5V supplies
- 90mA maximum output current
- Low power 8mA per channel
- Pb-free available (RoHS compliant)

Applications

- Twisted-pair driver
- Differential line driver
- VGA over twisted-pair
- ADSL/HDSL driver
- Single-ended to differential amplification
- Transmission of analog signals in a noisy environment

Pinouts

Absolute Maximum Ratings $(T_A = +25^\circ C)$ **Thermal Information**

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA

Electrical Specifications V_S + = +5V, V_{S} - = -5V, T_A = +25°C, V_{IN} = 0V, R_{LD} = 1k Ω , R_F = 0, R_G = OPEN, C_{LD} = 2.7pF, Unless Otherwise Specified.

Electrical Specifications V_S + = +5V, V_S - = -5V, T_A = +25°C, V_{IN} = 0V, R_{LD} = 1kΩ, R_F = 0, R_G = OPEN, C_{LD} = 2.7pF, Unless Otherwise Specified. **(Continued)**

Pin Descriptions

Pin Descriptions (Continued)

Connection Diagrams

+5V F^{1nc} $\frac{1}{2}$ $\frac{2}{3}$ **28 OUT1 R F INP1 INP1** $\overline{2}$ **27 FBP1 RLD1 1k** Ω **R INN1 G 3** INN1 **R F 26 FBN1 REF1** $\sqrt{4}$ REF1 **25 OUT1B** $F = \frac{1}{2}$ **567 24 VSP INP2 INP2 23 VSN INN2 INN2 22 OUT2 R F REF2 RLD2 1k** Ω **REF2** 8
9
10
11 **21 FBP2 R G** \mathbf{F} **R F 20 FBN2 INP3 10 INP3 19 OUT2B INN3 11 INN3 18 OUT3 R F REF3 12 REF3 17 FBP3 G** ≹ **RLD3 1k** Ω $R_\mathsf{SP1} \operatorname{\gtrless} R_\mathsf{SN1} \operatorname{\gtrless} R_\mathsf{SR1} \operatorname{\gtrless} R_\mathsf{SP2} \operatorname{\gtrless} R_\mathsf{SN2} \operatorname{\gtrless} R_\mathsf{SR2} \operatorname{\gtrless} R_\mathsf{SP3} \operatorname{\gtrless} R_\mathsf{SN3} \operatorname{\gtrless} R_\mathsf{SR3} \operatorname{\gtrless} R_\mathsf{SR3} \operatorname{\gtrless} R_\mathsf{SR4} \operatorname{\gtrless} 50\Omega \operatorname{\gtrless} 50\Omega \operatorname{\gtrless} 50\Omega$ **R F 13 NC FBn3 16 EN** \pm **14 OUT3B 15** \equiv $\,=\,$ ÷ **CL1 5pF CL1B 5pF CL2 5pF CL2B 5pF CL3 5pF CL3B 5pF** -5V **ENABLE**

FIGURE 2. EL5371

5

<u>intersil</u>

Typical Performance Curves

FIGURE 3. FREQUENCY RESPONSE FIGURE 4. FREQUENCY RESPONSE FOR VARIOUS GAIN

FIGURE 5. FREQUENCY RESPONSE vs RLD FIGURE 6. FREQUENCY RESPONSE vs CLD

FIGURE 7. FREQUENCY RESPONSE FIGURE 8. FREQUENCY RESPONSE vs RLD

Typical Performance Curves **(Continued)**

FIGURE 9. FREQUENCY RESPONSE - V_{REF} FIGURE 10. OUTPUT IMPEDANCE vs FREQUENCY

FIGURE 11. PSRR vs FREQUENCY FIGURE 12. CMRR vs FREQUENCY

FIGURE 13. VOLTAGE AND CURRENT NOISE vs FREQUENCY FIGURE 14. CHANNEL ISOLATION vs FREQUENCY

Typical Performance Curves **(Continued)**

FIGURE 16. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE

FIGURE 17. HARMONIC DISTORTION vs RLD FIGURE 18. HARMONIC DISTORTION vs RLD

FIGURE 19. HARMONIC DISTORTION vs FREQUENCY FIGURE 20. SMALL SIGNAL TRANSIENT RESPONSE

Typical Performance Curves **(Continued)**

FIGURE 23. DISABLED RESPONSE FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Simplified Schematic

Description of Operation and Application Information

Product Description

The EL5171 and EL5371 are wide bandwidth, low power and single-ended to differential output amplifiers. The EL5171 is a single channel differential amplifier. Since the I_{N} - pin and REF pin are tied together internally, the EL5171 can be used as a single-ended to differential converter. The EL5371 is a triple channel differential amplifier. The EL5371 has a separate I_N - pin and REF pin for each channel. It can be used as a single/differential ended to differential converter. The EL5171 and EL5371 are internally compensated for closed loop gain of +1 or greater. Connected in gain of 1 and driving a 1kΩ differential load, the EL5171 and EL5371 have a -3dB bandwidth of 250MHz. Driving a 200 Ω differential load at gain of 2, the bandwidth is about 30MHz. The EL5371 is available with a power-down feature to reduce the power while the amplifier is disabled.

Input, Output, and Supply Voltage Range

The EL5171 and EL5371 have been designed to operate with a single supply voltage of 5V to 10V or split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.5V to 3.4V for ±5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.8V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal to become distorted.

The output of the EL5171 and EL5371 can swing from -3.9V to +3.9V at 1kΩ differential load at ±5V supply. As the load resistance becomes lower, the output swing is reduced.

Differential and Common Mode Gain Settings

For EL5171, since the I_{N} - pin and REF pin are bound together as the REF pin in an 8 Ld package, the signal at the REF pin is part of the common mode signal and also part of the differential mode signal. For the true balance differential outputs, the REF pin must be tied to the same bias level as the I_N + pin. For a $\pm 5V$ supply, just tie the REF pin to GND if the I_N + pin is biased at 0V with a 50 Ω or 75 Ω termination resistor. For a single supply application, if the I_N + is biased to half of the rail, the REF pin should be biased to half of the rail also.

The gain setting for EL5171 is expressed in Equation [1](#page-9-0):

$$
V_{ODM} = V_{1N} + \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right)
$$

$$
V_{ODM} = V_{1N} + \times \left(1 + \frac{2R_F}{R_G}\right)
$$

$$
V_{OCM} = V_{REF} = 0V
$$
 (EQ. 1)

Where:

- \cdot V_{RFF} = 0V
- $R_{F1} = R_{F2} = R_F$

The EL5371 has a separate I_{N} - pin and REF pin. It can be used as a single/differential ended to differential converter. The voltage applied at REF pin can set the output common mode voltage and the gain is one.

The gain setting for EL5371 is expressed in Equation [2](#page-9-1):

$$
V_{ODM} = (V_{1N} + -V_{1N^{-}}) \times \left(1 + \frac{2R_F}{R_G}\right)
$$
 (EQ. 2)

 $V_{\text{OCM}} = V_{\text{RFE}}$

$$
V_{ODM} = (V_{1N} + -V_{1N}) \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right)
$$

Where:

•
$$
R_{F1} = R_{F2} = R_F
$$

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to the FBP pin and the OUT- pin to the FBN pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value that should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few Pico farad range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5171 and EL5371 depends on the load and the feedback network. R_F and R_G appear in parallel with the load for gains other than $+1$. As this combination gets smaller, the bandwidth falls off. Consequently, R_F also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of $+1$, $R_F = 0$ is optimum. For the gains other than +1, optimum response is obtained with R_F between 500Ω to 1kΩ.

The EL5171 and EL5371 have a gain bandwidth product of 100MHz for R_{LD} = 1kΩ. For gains ≥5, their bandwidth can be predicted by Equation [3](#page-10-0):

 $Gain \times BW = 100MHz$ (EQ. 3)

Driving Capacitive Loads and Cables

The EL5171 and EL5371 can drive 50pF differential capacitor in parallel with 1kΩ differential load with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss, which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down (for EL5371 only)

The EL5371 can be disabled and its outputs placed in a high impedance state. The turn-off time is about 0.95µs and the turn-on time is about 215ns. When disabled, the amplifier's supply current is reduced to 1.7 μ A for I_S + and 120 μ A for I_S typically, thereby effectively eliminating the power consumption. The amplifier's power-down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to the V_S + pin. Letting the EN pin float or applying a signal that is less than 1.5V below V_S + will enable the amplifier. The amplifier will be disabled when the signal at the EN pin is above V_S + - 0.5V.

Output Drive Capability

The EL5171 and EL5371 have internal short circuit protection. Its typical short circuit current is ±90mA for EL5171 and ±70mA for EL5371. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±60mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5171 and EL5371, it is possible to exceed the +135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation [4:](#page-10-1)

$$
PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}
$$
 (EQ. 4)

Where:

- \cdot T_{JMAX} = Maximum junction temperature
- \cdot T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or as represented in Equation [5:](#page-10-2)

$$
PD = i \times \left(V_S \times I_{SMAX} + V_S \times \frac{\Delta V_O}{R_{LD}}\right)
$$
 (EQ. 5)

Where:

- V_S = Total supply voltage
- \cdot I_{SMAX} = Maximum quiescent supply current per channel
- ΔV_{Ω} = Maximum differential output voltage of the application
- R_{LD} = Differential load resistance
- \cdot I_{LOAD} = Load current
- \cdot i = Number of channels

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_{S} - pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1μ F ceramic capacitor from $V \leq t$

Typical Applications

to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_{S} - pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided, if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.

FIGURE 27. TWISTED PAIR CABLE RECEIVER

(HF)Gain = 1 + $\frac{2R_F}{R_F}$ = $1 + \frac{E_1E_1}{R_G \parallel R_{GC}}$

$$
f_H \cong \frac{1}{2\pi R_{GC}C_C}
$$

FIGURE 28. TRANSMIT EQUALIZER

Small Outline Package Family (SO)

MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

Rev. M 2/07

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M**-**1994

Quarter Size Outline Plastic Packages Family (QSOP)

MDP0040

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporationís quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com