
SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994


- Trimmed Offset Voltage: TLC27M7 . . . 500 μV Max at 25°C,  $V_{DD} = 5 V$
- Input Offset Voltage Drift . . . Typically 0.1 uV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Ranges:

0°C to 70°C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V

- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)

- Low Noise . . . Typically 32 nV/√Hz at f = 1 kHz
- Low Power . . . Typically 2.1 mW at 25°C,  $V_{DD} = 5 V$
- **Output Voltage Range Includes Negative**
- High Input impedance . . .  $10^{12} \Omega$  Tvp
- **ESD-Protection Circuitry**
- **Small-Outline Package Option Also** Available in Tape and Reel
- **Designed-In Latch-Up Immunity**





#### AVAILABLE OPTIONS

	V		PACKA	3E	
<sup>T</sup> A	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
	500 μV	TLC27M7CD		_	TLC27M7CP
0°C to 70°C	2 mV	TLC27M2BCD	_	_	TLC27M2BCP
0.0 10 70.0	5 mV	TLC27M2ACD	-   -		TLC27M2ACP
	10 mV	TLC27M2CD	_	-	TLC27M2CP
	500 μV	TLC27M7ID	_	<del>-</del>	TLC27M7IP
-40°C to 85°C	2 mV	TLC27M2BID	<u> </u>	_	TLC27M2BIP
-40°C to 85°C	5 mV	TLC27M2AID	_	_	TLC27M2AIP
	10 mV	TLC27M2ID	_		TLC27M2IP
-55°C to 125°C	500 μV	TLC27M7MD	TLC27M7MFK	TLC27M7MJG	TLC27M7MP
-55°C to 125°C	10 mV	TLC27M2MD	TLC27M2MFK	TLC27M2MJG	TLC27M2MP

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27M7CDR).

8961724 0106575 569





SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### description

The TLC27M2 and TLC27M7 dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose bipolar devices. These devices use Texas instruments silicon-gate LinCMOS technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for general-purpose bipolar products, but with only a fraction of the power consumption. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27M2 (10 mV) to the high-precision TLC27M7 (500  $\mu$ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available on LinCMOS<sup>TM</sup> operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27M2 and TLC27M7. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.


The TLC27M2 and TLC27M7 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The I-suffix devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The M-suffix devices are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.

TEXAS

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### equivalent schematic (each amplifier)



8961724 0106577 331 |



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	
Input voltage range, V <sub>I</sub> (any input)	= 0.3 V to Vpp
Input current, I <sub>1</sub>	+5 mA
Output current, IO (each output)	±30 mA
Total current into V <sub>DD</sub>	45 mA
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation  Operating free-air temperature, T <sub>A</sub> : C suffix	See Dissipation Rating Table
Operating free-air temperature, TA: C suffix	See Dissipation Rating Table 0°C to 70°C
Operating free-air temperature, T <sub>A</sub> : C suffix	See Dissipation Rating Table 0°C to 70°C40°C to 85°C
Operating free-air temperature, T <sub>A</sub> : C suffix  I suffix  M suffix  Storage temperature range	See Dissipation Rating Table
Operating free-air temperature, T <sub>A</sub> : C suffix  I suffix  M suffix  Storage temperature range  Case temperature for 60 seconds: FK package	See Dissipation Rating Table
Operating free-air temperature, T <sub>A</sub> : C suffix	See Dissipation Rating Table

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
  - 2. Differential voltages are at IN+ with respect to IN-.
  - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	

#### recommended operating conditions

		C SU	FFIX	ISU	FIX	M SU	FFIX	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		3	16	4	16	4	16	٧
Common-mode input voltage, VIC	V <sub>DD</sub> = 5 V	-0.2	3.5	-0.2	3.5	0	3.5	
Common-mode input voltage, VIC	V <sub>DD</sub> = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	٧
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C

TEXAS Instruments

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST COND	DITIONS	TAT	TL TL TL	.C27M20 .C27M2/ .C27M2I .C27M70	AC BC C	UNIT
						MIN	TYP	MAX	
		TLC27M2C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		1.1	10	
			$R_S = 50 \Omega$ ,	$R_{\parallel} = 100 \text{ k}\Omega$	Full range			12	mV
		TLC27M2AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	
V <sub>IO</sub>	Input offset voltage		$R_S = 50 \Omega$ ,	R <sub>I</sub> = 100 kΩ	Full range			6.5	
,,,	,	TLC27M2BC	V <sub>O</sub> = 1.4 V,	V <sub>1C</sub> = 0,	25°C		220	2000	
			$R_S = 50 \Omega$	R <sub>I</sub> = 100 kΩ	Full range			3000	μV
		TLC27M7C	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$	25°C		185	500	
			$R_S = 50 \Omega$ ,	$R_{\parallel} = 100 \text{ k}\Omega$	Full range			1500	
αVIO	Average temperature co offset voltage	pefficient of input			25°C to 70°C		1.7		μV/°C
		Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.1		pΑ
Ю	Input offset current (see	Note 4)	VO = 2.5 V,	AIC = 5.9 A	70°C		7	300	PΑ
		Note 4)	V= 25V	V <sub>IC</sub> = 2.5 V	25°C		0.6		pA
ΙΒ	Input bias current (see	Note 4)	V <sub>O</sub> = 2.5 V,	AIC = 5.2 A	70°C		40	600	PΛ
	Common-mode input v	oltago rango			25°C	-0.2 to	-0.3 to 4.2		٧
VICR	(see Note 5)	ollage range			Full range	-0.2 to 3.5			٧
	-				25°C	3.2	3.9		
VoH	High-level output voltage	ge	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	0°C	3	3.9		\ \
					70°C	3	4		
					25°C		0	50	
VOL	Low-level output voltag	je	$V_{ID} = -100 \text{ mV},$	1 <sub>OL</sub> = 0	0°C		0	50	mV
1					70°C		0	50	1
					25°C	25	170		[
AVD	Large-signal differentia	il voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	0°C	15	200		V/mV
	amplification				70°C	15	140		1
	*****				25°C	65	91		1
CMRR	Common-mode rejecti	on ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		0°C	60	91		dB
1	•				70°C	60	92		]
					25°C	70	93		
ksvr	Supply-voltage rejection	on ratio	V <sub>DD</sub> = 5 V to 10 V,	V <sub>O</sub> = 1.4 V	0°C	60	92		dB
	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )				70°C	60	94		
					25°C		210	560	
IDD	Supply current (two ar	nplifiers)	V <sub>O</sub> = 2.5 V, No load	$V_{IC} = 2.5 V$	0°C		250	640	μА
]	•		I TO TORG		70°C		170	440	7

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	TAT	TI TI	.C27M2 .C27M2 .C27M2 .C27M7	AC BC	UNIT
			<u> </u>	<del></del>	<u> </u>	MIN	TYP	MAX	
		TLC27M2C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C	<u> </u>	1.1	10	
			$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range	ļ		12	mV
		TLC27M2AC	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C	ļ	0.9	5	
VIO	Input offset voltage		$R_S = 50 \Omega$ ,	$R_L = 100 \text{ k}\Omega$	Full range	<u></u>		6.5	
		TLC27M2BC	$V_O = 1.4 \text{ V},$ $R_S = 50 \Omega,$	V <sub>IC</sub> = 0,	25°C	ļ	224	2000	
				R <sub>L</sub> = 100 kΩ	Full range	ļ		3000	μ∨
		TLC27M7C	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		190	800	-
			$R_S = 50 \Omega$ ,	R <sub>L</sub> = 100 kΩ	Full range			1900	
ανιο	Average temperature co offset voltage	pefficient of input			25°C to 70°C		2.1		μV/°C
io.	Input offset current (see	Note 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.1		
-			10-01,		70°C		7	300	pΑ
lв	Input bias current (see I	Note 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.7		- 4
		<del></del>	10-01,		70°C		50	600	pΑ
\/\	Common-mode input vo	oltage range			25°C	-0.2 to 9	-0.3 to 9.2		٧
VICR	(see Note 5)				Full range	-0.2 to 8.5			٧
					25°C	8	8.7		
νон	High-level output voltag	е	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	0°C	7.8	8.7		٧
					70°C	7.8	8.7		
					25°C		0	50	-
$v_{OL}$	Low-level output voltage	•	$V_{ID} = -100 \text{ mV},$	I <sub>OL</sub> = 0	0°C		0	50	mV
					70°C		0	50	
	l argo signal difformation	lta.e.e			25°C	25	275		
AVD	Large-signal differential amplification	voitage	V <sub>O</sub> = 1 V to 6 V,	$R_L = 100 \text{ k}\Omega$	0°C	15	320		V/mV
	•				70°C	15	230		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	VIC = VICRmin		0°C	60	94		dB
	······································				70°C	60	94		
	Cupply voltage retails				25°C	70	93		
ksvr	Supply-voltage rejection (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	railO	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	0°C	60	92		dB
	. 22 10/				70°C	60	94		
			)/- E)/	V - 511	25°C		285	600	
DD	Supply current (two amp	lifiers)	V <sub>O</sub> = 5 V, No load	$V_{IC} = 5 V$	0°C		345	800	μА
					70°C		220	560	-

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106580 926

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST COND	DITIONS	TAT	TL: TL:	C27M2I C27M2# C27M2E C27M7I	A1 31	UNIT
						MIN	TYP	MAX	
		TLC27M2I	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		1.1	10	
		1202711121	$R_S = 50 \Omega$ ,	R <sub>L</sub> = 100 kΩ	Full range			13	mV
		TLC27M2AI	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0$ ,	25°C		0.9	5	
۷ <sub>IQ</sub>	Input offset voltage	120271112711	$R_S = 50 \Omega$	RL = 100 kΩ	Full range			7	,
٧IO	input onset voltage	TLC27M2BI	$V_0 = 1.4 V$ ,	$V_{IC} = 0$ ,	25°C		220	2000	
		1202711251	$R_S = 50 \Omega$ ,	R <sub>L</sub> = 100 kΩ	Full range			3500	μV
		TLC27M7I	$V_{O} = 1.4 \text{ V},$	$V_{IC} = 0$ ,	25°C		185	500	r.,
		TEOZIVIT	$R_S = 50 \Omega$	R <sub>L</sub> = 100 kΩ	Full range			2000	
αVIO	Average temperature co offset voltage	pefficient of input			25°C to 85°C		1.7		μV/°C
			0.537	V - 0511	25°C	1	0.1		4
ŀΙΟ	Input offset current (see	Note 4)	$V_{O} = 2.5 V,$	$V_{IC} = 2.5 V$	85°C		24	1000	pΑ
			<b>†</b>		25°C		0.6		
IВ	Input bias current (see	Note 4)	$V_0 = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	85°C		200	2000	pA
	Common-mode input ve	oltago rango			25°C	-0.2 to 4	-0.3 to 4.2		٧
ViCR	(see Note 5)	ottage range			Full range	-0.2 to 3.5			٧
					25°C	3.2	3.9	,	
Vон	High-level output voltag	je	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	-40°C	3	3.9		V
•	-		1		85°C	3	4		}
					25°C		0	50	
VOL	Low-level output voltag	je	$V_{ID} = -100 \text{ mV},$	I <sub>OL</sub> = 0	-40°C		0	50	mV
0.2					85°C	1	0	50	1
					25°C	25	170		
AVD	Large-signal differentia	ıl voltage	$V_O = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	-40°C	15	270		V/mV
•5	amplification			-	85°C	15	130		1
			†		25°C	65	91		
CMRR	Common-mode rejection	on ratio	VIC = VICRMIN		-40°C	60	90		dB
	•		1.5		85°C	60	90		1
					25°C	70	93		1
ksvr	Supply-voltage rejection	on ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	-40°C	60	91	-	dB
	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )		1	-	85°C	60	94		1
					25°C		210	560	
IDD	Supply current (two an	nplifiers)	V <sub>O</sub> = 2.5 V, No load	$V_{IC} = 2.5 V$	-40°C		315	800	μА
55			NOTORU		85°C	1	160	400	1

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106581 862 == \_\_\_

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST COM	NDITIONS	T <sub>A</sub> †	TI	LC27M2 LC27M2 LC27M2 LC27M7 TYP	AI BI	UNIT
			V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C	IVIIIV	1.1	10	
		TLC27M2I	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range	<del> </del>		13	1
			V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C	<del>†</del>	0.9	5	m∨
ļ.,		TLC27M2AI	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range	<del>                                     </del>		$-\frac{3}{7}$	-
VIO	Input offset voltage		V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		224	2000	<del>                                     </del>
1		TLC27M2BI	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range	<u> </u>		3500	1
		T. 02-14-1	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C	<u> </u>	190	800	μ∨
		TLC27M7I	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range			2900	1
ανιο	Average temperature coe offset voltage	fficient of input	700		25°C to 85°C		2.1		μV/°C
lio.	Input offset ourrent (see A	lete 4)	v 5v		25°C	l	0.1		<u> </u>
lio	Input offset current (see N	lote 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$	85°C	<del>                                     </del>	26	1000	pΑ
					25°C	† <del></del>	0.7		
lв	Input bias current (see No	te 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	85°C		220	200	pА
VICR	Common-mode input volta	age range			25°C	-0.2 to	-0.3 to 9.2		٧
·ION	(see Note 5)				Full range	-0.2 to 8.5			٧
					25°C	8	8.7		
VOH	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	-40°C	7.8	8.7		V
					85°C	7.8	8.7	``	
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	I <sub>OL</sub> = 0	-40°C		0	50	mV
	_				85°C		0	50	
	Large-signal differential vo	ltogo			25°C	25	275		
AVD	amplification	nage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 100 \text{ k}\Omega$	-40°C	15	390		V/mV
					85°C	15	220		
					25°C	65	94		
CMRR	Common-mode rejection ra	atio	V <sub>IC</sub> = V <sub>ICR</sub> min		-40°C	60	93		dB
					85°C	60	94		
	Supply-voltage rejection ra	tio		_	25°C	70	93		
ksvr	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )		$V_{DD} = 5 \text{ V to } 10 \text{ V,}$	$V_0 = 1.4 \text{ V}$	-40°C	60	91		dB
					85°C	60	94		
			V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		285	600	
ססו	Supply current		No load	ν <sub>1</sub> C = 3 ν,	-40°C	-	450	900	μΑ
					85°C		205	520	

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106582 719 |

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CONE	DITIONS	T <sub>A</sub> †		C27M2I C27M7I		UNIT
						MIN	TYP	MAX	
		TI 00714014	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		TLC27M2M	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range			12	
V <sub>I</sub> Ο	Input offset voltage		VO = 1.4 V,	V <sub>IC</sub> = 0,	25°C		185	500	mV
		TLC27M7M	$R_S = 50 \Omega$	$R_L = 100 \text{ k}\Omega$	Full range			3750	
ανιο	Average temperature coeff offset voltage	icient of input			25°C to 125°C		1.7		μV/°C
_			11 051	. oru	25°C		0.1		pА
10	Input offset current (see No	ote 4)	$V_{O} = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	125°C		1.4	15	nA
				0.534	25°C		0.6		pΑ
lВ	Input bias current (see No	ie 4)	$V_{O} = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	125°C		9	35	nA
	Common-mode input volta	ge range			25°C	0 to 4	-0.3 to 4.2		٧
VICR	(see Note 5)	3. 3			Full range	0 to 3.5			V
					25°C	3.2	3.9		
۷он	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 100 \text{ k}\Omega$	−55°C	3	3.9		V
					125°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	-55°C		0	50	mV
			Į.		125°C		0	50	]
					25°C	25	170		
AVD	Large-signal differential vo	oltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 100 \text{ k}\Omega$	−55°C	15	290		V/mV
	amplification				125°C	15	120		
					25°C	65	91		
CMRR	Common-mode rejection	ratio	V <sub>IC</sub> = V <sub>ICR</sub> min		−55°C	60	89		dB
			1		125°C	60	91		<u> </u>
					25°C	70	93		
ksvr	Supply-voltage rejection r	atio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V <sub>O</sub> = 1.4 V	-55°C	60	91		dB
	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )				125°C	60	94		
			14 0514	V 0511	25°C		210	560	
IDD	Supply current (two ampli	fiers)	V <sub>O</sub> = 2.5 V, No load	$V_{IC} = 2.5 V$	−55°C		340	880	μΑ
			1		125°C		140	360	1

† Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106583 635 📼

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	T <sub>A</sub> †		.C27M2 .C27M7		UNIT
						MIN	TYP	MAX	
		TLC27M2M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
V <sub>IO</sub>	Input offset voltage	TEOE/ MEN	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			12	
-10	par oox roxago	TLC27M7M	$V_0 = 1.4 V$	V <sub>IC</sub> = 0,	25°C		190	800	mV
			$R_S = 50 \Omega$ ,	R <sub>L</sub> = 100 kΩ	Full range			4300	
αVIO	Average temperature coeffice offset voltage	cient of input			25°C to 125°C		2.1		μV/°C
lio	Input offset current (see No	te 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.1		
	(550		<b>1</b> 0 = <b>0 1</b> ,	AIC = 2 A	125°C		1.8	15	pΑ
lв	Input bias current (see Note	4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.7		^
	(		.0-01,	VIC = 5 V	125°C		10	35	pΑ
VICR	Common-mode input voltag	e range			25°C	0 to 9	-0.3 to 9.2		٧
	(see Note 5)				Full range	0 to 8.5			v
					25°C	8	8.7		
VOH	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	~55°C	7.8	8.6		٧
					125°C	7.8	8.8		
					25°C		0	50	
VOL	Low-level output voltage		V <sub>ID</sub> = -100 mV,	IOF = 0	−55°C		0	50	mV
					125°C		0	50	
	Large-signal differential volta	200			25°C	25	275		
AVD	amplification	ige .	$V_{Q} = 1 \text{ V to 6 V},$	$R_L = 100 \text{ k}\Omega$	−55°C	15	420		V/mV
					125°C	15	190		
	_				25°C	65	94		
CMRR	Common-mode rejection rati	0	V <sub>IC</sub> = V <sub>ICR</sub> min		−55°C	60	93		dB
				·	125°C	60	93		
	Supply-voltage rejection ratio	,			25°C	70	93		
SVR	(ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	<b>^</b> .	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_{O} = 1.4 \text{ V}$	~55°C	60	91		dΒ
	- · - · · · · · · · · · · · · · · · · ·				125°C	60	94		
		i	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		285	600	
DD	Supply current (two amplifier	s)	No load	*IC ~ 0 *,	−55°C		490	1000	μА
					125°C		180	480	

†Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	PARAMETER TEST CONDITIONS		τ <sub>A</sub>	TLC27M2C TLC27M2AC TLC27M2BC TLC27M7C			UNIT
					MIN	TYP	MAX	
				25°C		0.43		!
			V <sub>I(PP)</sub> = 1 V	0°C		0.46		[
		$R_L = 100 \text{ k}\Omega$		70°C		0.36		V/μs
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		] γ,μς
		CCO rigato r	$V_{I(PP)} = 2.5 V$	0°C	0.43			
				70°C		0.34		
v <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		32		nV/√Hz
			-	25°C		55		
ВОМ	Maximum output-swing bandwidth			0°C		60		kHz
OOM	3	$R_L = 100 \text{ k}\Omega$ ,	See Figure 1	70°C		50		1
				25°C		525		
B <sub>1</sub>	Unity-gain bandwidth	$V_{ } = 10 \text{ mV},$	$C_L = 20 pF$ ,	0°C		600		kHz
ויי	Oliny gain bullation	See Figure 3		70°C	T	400		1
				25°C		40°		
φ	Phase margin	V <sub>I</sub> = 10 mV,	$f = B_1$	0°C		41°		1
φm	r naso margin	$C_L = 20 pF$ ,	See Figure 3	70°C		39°		7

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

	PARAMETER	TEST C	ONDITIONS	TA	TLC TLC	27M2C 27M2A 27M2B 27M7C	C C	UNIT
					MIN	TYP	MAX	
				25°C		0.62		
			V <sub>I(PP)</sub> = 1 V	0°C		0.67		
		$R_L = 100 \text{ k}\Omega$		70°C		0.51		V/μs
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.56		) V, μο
		Occ rigato r	V <sub>I(PP)</sub> = 5.5 V	0°C	I	0.61		1
				70°C		0.46		l
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		32		nV/√Hz
				25°C		35		
ВОМ	Maximum output-swing bandwidth	VO = VOH,	C <sub>L</sub> = 20 pF, See Figure 1	0°C		40		kHz
-OW	•	HL = 100 K12,	See Figure 1	70°C		30		
-				25°C		635		
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	$C_L = 20 pF$ ,	0°C		710		kHz
	, g	See Figure 3		70°C		510		
$\vdash$				25°C	T	43°		
φm	Phase margin	$V_{l} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	0°C		44°		}
****		OL = 20 pr.	Oce i iguie o	70°C		42°		

TEXAS	
INSTRUMENTS	
INSTRUMENTS	

8961724 0106585 408 4

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER		PARAMETER TEST CONDITIONS		TA	TLC27M7I		AI BI	UNIT
				25°C	MIN	TYP	MAX	
			V <sub>I(PP)</sub> = 1 V			0.43		4
		$R_L = 100 \text{ k}\Omega$	$\Lambda I(bb) = I \Lambda$	-40°C		0.51		1
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF,		85°C		0.35		l .,,
		See Figure 1		25°C		0.40		V/μs
			V <sub>I(PP)</sub> = 2.5 V	-40°C	0.48		1	
			<u> </u>	85°C		0.32		1
v <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$H_S = 20 \Omega$ ,	25°C		32		nV/√Hz
_	Maximum output-swing bandwidth	V= - V=	0 00 5	25°C		55		
ВОМ		$V_O = V_{OH}$ , $R_L = 100 \text{ k}\Omega$ ,	CL = 20 pF, See Figure 1	-40°C	75			kHz
				85°C		45		
р.	H=90 and the true	V <sub>I</sub> = 10 mV,	C: 20 *F	25°C -40°C		525		
B <sub>1</sub>	Unity-gain bandwidth	Unity-gain bandwidth  V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF, See Figure 3				770		MHz
			85°C		370			
Φm	Dhaar	$V_{I} = 10 \text{ mV},  f = B_{1},$	f = B <sub>1</sub> ,	25°C		40°		
	Phase margin $V = 10 \text{ mV}$ , $C_L = 20 \text{ pF}$ ,		See Figure 3	-40°C		43°		
			85°C		38°			

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		PARAMETER TEST CONDITIONS		TA	TLC27M2I TLC27M2AI TLC27M2BI TLC27M7I MIN TYP MAX		UNIT	
				25°C		0.62		
			V <sub>I(PP)</sub> = 1 V	-40°C		0.77		1
SR	Slew rate at unity gain	$R_L = 100 \text{ k}\Omega$	, ,	85°C		0.47		1
}	, g	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.56		V/μs
			V <sub>I(PP)</sub> = 5.5 V	-40°C		0.70		
<u> </u>				85°C		0.44		
v <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$	25°C		32		nV/√Hz
_	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , R <sub>L</sub> = 100 kΩ,		25°C		35		
ВОМ			CL = 20 pF, See Figure 1	-40°C		45		kHz
						85°C		25
	11.8	V. 10 V. 0	25°0	25°C		635		
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	$C_L = 20 \text{ pF},$	-40°C		880		MHz
		ļ		85°C		480		
φm		V <sub>I</sub> = 10 mV,	<b>6</b> D	25°C		43°		
		$C_L = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	−40°C		46°		J
				85°C		41°		

8961724 0106586 344



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST CO	ONDITIONS	TA		.C27M2I .C27M7I		UNIT	
	· · · · · · · · · · · · · · · · · · ·		İ		MIN	TYP	MAX		
 			ļ	25°C		0.43			
1			V <sub>I(PP)</sub> = 1 V	-55°C		0.54			
		$R_L = 100 \text{ k}\Omega$	] ` '	125°C		0.29		Mus	
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/μs	
		V <sub>I(PP)</sub> = 2.5 V	$V_{I(PP)} = 2.5 \text{ V}$	−55°C		0.49			
ļ			125°C		0.28		ļ		
ν <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		32		nV/√Hz	
	Maximum output-swing bandwidth	$V_O = V_{OH}$ , $C_L = 20 \text{ pF}$ , $-55$			25°C		55		
Вом			C <sub>L</sub> = 20 pF,	-55°C		80		kHz	
""			12!	125°C		40			
				25°C		525			
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF, -55°C See Figure 3 125°C		850		kHz			
'	l'a		Gee Figure 3		125°C		330		
		$V_I = 10 \text{ mV}, f = B_1,$ $C_L = 20 \text{ pF}, See Figure 3}$			25°C		40°		
φm	Phase margin		t = 51, See Figure 3	-55°C		44°		]	
1			125°C		36°				

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		TEST CONDITIONS		TA	TLC27M2M TLC27M7M		UNIT			
					MIN TY		MAX			
				25°C		0.62				
			V <sub>I(PP)</sub> = 1 V	−55°C		0.81				
l		$R_L = 100 \text{ k}\Omega$	` '	125°C		0.38		V/μs		
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.56		<b>V</b> /μ5		
		555   195.5	V <sub>I(PP)</sub> = 5.5 V	−55°C	MIN TYP MA 0.62 0.81 0.38					
			` '	125°C		0.35				
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$ ,	25°C		32		nV/√Hz		
		$V_O = V_{OH}$ , $C_L = 20$ pF, $R_1 = 100$ kΩ, See Figure	25°C		35					
ВОМ	Maximum output-swing bandwidth			-55°C		50		kHz		
		N_ = 100 ksz,	See Figure 1	125°C		20				
<u> </u>				25°C	T.	635				
B <sub>1</sub>	Unity gain bandwidth	Unity gain bandwidth $V_L = 10 \text{ mV}, C_L = 20 \text{ pF}, -55^{\circ}\text{C}$	-55°C		960		kHz			
1	See Figure 3	See Figure 3	See Figure 3	See Figure 3	12	125°C		440		1
		$ V_{I} = 10 \text{ mV}, \qquad f = B_{1}, $ $ C_{L} = 20 \text{ pF}, \qquad \text{See Figure 3} $		25°C		43°				
φm					-55°C		47°			
1			Occ i igule o	125°C		39°		<u> </u>		



8961724 0106587 280 📟 \_\_\_

#### PARAMETER MEASUREMENT INFORMATION

#### single-supply versus split-supply test circuits

Because the TLC27M2 and TLC27M7 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### PARAMETER MEASUREMENT INFORMATION

#### input bias current

Because of the high input impedance of the TLC27M2 and TLC27M7 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution ... many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

#### low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.



8961724 0106589 053

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### PARAMETER MEASUREMENT INFORMATION

#### input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

#### full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

#### test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### TYPICAL CHARACTERISTICS

#### **Table of Graphs**

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
αVIO	Temperature coefficient	Distribution	8, 9
Voн	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
IB/IO	Input bias and input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
lDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	29
B <sub>1</sub>	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
ф <sub>т</sub>	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive loads	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37
φ	Phase shift	vs Frequency	32, 33



#### TYPICAL CHARACTERISTICS




Figure 6

# DISTRIBUTION OF TLC27M2 AND TLC27M7 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 8

#### DISTRIBUTION OF TLC27M2 INPUT OFFSET VOLTAGE




Figure 7

# DISTRIBUTION OF TLC27M2 AND TLC27M7 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 9

8961724 0106592 648 📟



Percentage of Units – %

#### TYPICAL CHARACTERISTICS†



14

10

V<sub>DD</sub> – Supply Voltage – V

Figure 12

16

0

0 2



V<sub>DD</sub> -2.4

-75 -50

-25

0 25

Figure 13


T<sub>A</sub> - Free-Air Temperature - °C

100

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994


#### TYPICAL CHARACTERISTICST



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




#### TYPICAL CHARACTERISTICS†



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### TYPICAL CHARACTERISTICS<sup>†</sup>



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.


### SUPPLY VOLTAGE 16 T<sub>A</sub> = 25°C IC - Common-Mode Input Voltage - V 14 12 10 8 6 2 2 10 12 14 16 V<sub>DD</sub> - Supply Voltage - V


COMMON-MODE

INPUT VOLTAGE POSITIVE LIMIT

Figure 23








† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

8961724 0106596 293 **=** 

TRUMENTS

#### TYPICAL CHARACTERISTICS<sup>†</sup>




† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### TYPICAL CHARACTERISTICS<sup>†</sup>



### LARGE-SCALE DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 32

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

#### TYPICAL CHARACTERISTICS<sup>†</sup>

### LARGE-SCALE DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 33



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### **TYPICAL CHARACTERISTICS**




Figure 36




Figure 37

#### APPLICATION INFORMATION

#### single-supply operation

While the TLC27M2 and TLC27M7 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27M2 and TLC27M7 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27M2 and TLC27M7 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.






Figure 38. Inverting Amplifier With Voltage Reference



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### **APPLICATION INFORMATION**

#### input characteristics

The TLC27M2 and TLC27M7 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at  $V_{DD}-1$  V at  $T_A=25^{\circ}C$  and at  $V_{DD}-1.5$  V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27M2 and TLC27M7 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically  $0.1\mu V/month$ , including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27M2 and TLC27M7 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

#### noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27M2 and TLC27M7 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than  $50~\mathrm{k}\Omega$ , since bipolar devices exhibit greater noise currents.




Figure 40. Guard-Ring Schemes

#### output characteristics

The output stage of the TLC27M2 and TLC27M7 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27M2 and TLC27M7 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



8961724 0106602 317 |

#### **APPLICATION INFORMATION**




Figure 41. Effect of Capacitive Loads and Test Circuit


#### output characteristics (continued)

Although the TLC27M2 and TLC27M7 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately  $60\,\Omega$  and  $180\,\Omega$ , depending on how hard the op amp input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Second, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

8961724 0106603 253

#### **APPLICATION INFORMATION**

#### output characteristics (continued)



Ip = Pullup current required by the operational amplifier (typically 500  $\mu$ A)




Figure 42. Resistive Pullup to Increase VOH

Figure 43. Compensation for Input Capacitance

#### feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

#### electrostatic-discharge protection

The TLC27M2 and TLC27M7 incorporate an internal electrostatic-discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

#### latch-up


Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27M2 and TLC27M7 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1  $\mu$ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

8961724 0106604 19T I

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994


#### **APPLICATION INFORMATION**



NOTES: 
$$V_{O(PP)} \approx 2 \text{ V}$$

$$f_{O} = \frac{1}{2\pi\sqrt{R1R2C1C2}}$$

Figure 44. Wien Oscillator



NOTES: 
$$V_I = 0 \text{ V to 3 V}$$


$$I_S = \frac{V_I}{R}$$

Figure 45. Precision Low-Current Sink



**8961724 0106605 026** 

#### **APPLICATION INFORMATION**



NOTE A: Low to medium impedance dynamic mike

Figure 46. Microphone Preamplifier





Figure 47. Photo-Diode Amplifier With Ambient Light Rejection

8961724 0106606 T62 |

SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### **APPLICATION INFORMATION**



NOTES:  $V_{DD} = 8 \text{ V to } 16 \text{ V}$  $V_{O} = 5 \text{ V}, 10 \text{ mA}$ 

Figure 48. 5-V Low-Power Voltage Regulator




Figure 49. Single-Rail AC Amplifiers