

STFI10LN80K5

N-channel 800 V, 0.55 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a I²PAKFP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STFI10LN80K5	800 V	0.63 Ω	8 A

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- Industry's R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STFI10LN80K5	10LN80K5	I ² PAKFP	Tube

Contents STFI10LN80K5

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	I2PAKFP (TO-281) package information	10
5	Revisio	n history	12

STFI10LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit
V_{GS}	Gate-source voltage	± 30	V
$I_{D}^{(1)}$	Drain current (continuous) at T _C = 25 °C	8	Α
$I_{D}^{(1)}$	Drain current (continuous) at T _C = 100 °C	5	Α
I _D ⁽²⁾	Drain current pulsed	32	Α
P _{TOT}	Total dissipation at T _C = 25 °C	20	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s; T _C =25°C)		V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to	°C
T _{stg}	Storage temperature range	150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	6.25	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.7	Α
E _{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	240	mJ

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area

 $^{^{(3)}}I_{SD} \le 8$ A, di/dt ≤ 100 A/ μ s; V_{DS} peak $\le V_{(BR)DSS}$

⁽⁴⁾V_{DS} ≤ 640 V

Electrical characteristics STFI10LN80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 {}^{\circ}\text{C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, \ I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.55	0.63	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	427	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	43	-	pF
C _{rss}	Reverse transfer capacitance	VGS – V	-	0.25	1	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	72	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$		27	ı	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	7	1	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 8 \text{ A}$	-	15	-	nC
Q_{gs}	Gate-source charge	V_{GS} = 10 V	-	4.2	-	nC
Q_{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	9	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Table 11 Contenting times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 4 A, R_{G} = 4.7 Ω	ı	11.8	1	ns	
t _r	Rise time	V _{GS} = 10 V (see <i>Figure 15: "Test</i>	-	10	-	ns	
t _{d(off)}	Turn-off delay time	circuit for resistive load switching times" and Figure 20: "Switching	-	28	-	ns	
t _f	Fall time	time waveform")	-	13	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		32	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 8 A, V_{GS} = 0 V$	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	1	350		ns
Q_{rr}	Reverse recovery charge	V _{DD} = 60 V (see <i>Figure 17: "Test</i>	-	3.9		μC
I _{RRM}	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	22.5		А
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	505		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	5		μC
I _{RRM}	Reverse recovery current		,	20		Α

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1 mA, I_{D} = 0 A	30	1	1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.2 Electrical characteristics (curves)








Figure 4: Output characteristics

Description of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	
Color of the characteristics	Color of the characteristics	Color of the characteristics
Color of the characteristics	Color of the characteristics	Color of the characteristics
Color of the characteristics		
Color of the characteris		








Figure 8: Capacitance variations C (pF) GIPG151020151325CVR 10³ C_{ISS} 10² f = 1 MHz $\mathsf{C}_{\mathsf{oss}}$ 10¹ $\mathsf{C}_{\mathsf{RSS}}$ 10 ° 10⁻¹ Ŭ _{DS}(V) 10⁻¹ 10¹ 10^{2}

Figure 9: Normalized gate threshold voltage vs temperature

V GS(th) GIPG151020151142VTH (norm.)

1.2

1.0

0.8

0.6

0.4

0.2

-50

0 50

100

T j(°C)

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG151020151154RON
(norm.)

2.6 V_{GS} = 10 V

2.2

1.8

1.4

1.0

0.6


0.2


-50


0 50


100

T_j (°C)









STFI10LN80K5 Test circuits

3 Test circuits





Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Volume 1 kΩ

Volume 1 kΩ

AM01466v1







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I²PAKFP (TO-281) package information

Α В 97 D1 11 D 77 -F1 (x3) F(x3)Ε G 8291506 Re v. C

Figure 21: I²PAKFP (TO-281) package outline

Table 10: l²PAKFP (TO-281) mechanical data

Di	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
D1	0.65		0.85		
E	0.45		0.70		
F	0.75		1.00		
F1			1.20		
G	4.95		5.20		
Н	10.00		10.40		
L1	21.00		23.00		
L2	13.20		14.10		
L3	10.55		10.85		
L4	2.70		3.20		
L5	0.85		1.25		
L6	7.50	7.60	7.70		

Revision history STFI10LN80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Feb-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved