SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 - DECEMBER 1994

 Eight Latches in a Single Package 3-State Bus-Driving Inverting Outputs 	DW OR N PACKAGE (TOP VIEW)
Full Parallel Access for Loading	
Buffered Control Inputs	
• pnp Inputs Reduce dc Loading on	1D 🛛 3 18 🗍 8D
Data Lines	2 <u>D</u> [] 4 17 [] 7 <u>D</u>
• Package Options Include Plastic	2 <u>Q</u> [] 5 16 [] 7 <u>Q</u>
Small-Outline (DW) Packages and Standard	3Q [6 15] 6Q
Plastic (N) 300-mil DIPs	3D [] 7 14 [] 6D
	$4\underline{D}$ $\begin{bmatrix} 8 & 13 \end{bmatrix}$ $5\underline{D}$
description	4Q [9 12 [5Q
These 8-bit D-type transparent latches feature	GND [10 11] LE

These 8-bit D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While latch-enable (LE) input is high, the \overline{Q} outputs follow the complements of the data (D) inputs. When LE is taken low, the \overline{Q} outputs are latched at the inverses of the levels set up at the D inputs. The SN74ALS533A and SN74AS533A are functionally equivalent to the SN74ALS373A and SN74AS373, except for having inverted outputs.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.


The SN74ALS533A and SN74AS533A are characterized for operation from 0°C to 70°C.

(each latch)												
	INPUTS	OUTPUT										
OE	LE	D	Q									
L	Н	Н	L									
L	Н	L	н									
L	L	Х	\overline{Q}_0									
Н	Х	Х	Z									

FUNCTION TABLE (each latch)


SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 - DECEMBER 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN74ALS533A, SN74AS533A **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS SDAS270 - DECEMBER 1994

recommended operating conditions

		SN74ALS533A			UNIT
		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-2.6	mA
IOL	Low-level output current			24	mA
tw	Pulse duration, LE high	15			ns
t _{su}	Setup time, data before LE \downarrow	15			ns
t _h	Hold time, data after LE \downarrow	7			ns
Т _А	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	SN7	3A	UNIT		
PARAMETER						
VIK	V _{CC} = 4.5 V,	l _l = –18 mA			-1.5	V
)/a	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -0.4 mA	V _{CC} -2			V
VOH	V _{CC} = 4.5 V,	I _{OH} = -2.6 mA	2.4	3.2		v
		I _{OL} = 12 mA		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	I _{OL} = 24 mA		0.35	0.5	v
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20	μA
lozl	V _{CC} = 5.5 V,	V _O = 0.4 V			-20	μA
li li	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1	mA
Чн	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
Ι _{ΙL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Outputs high		10	17	
Icc	$V_{CC} = 5.5 V$	Outputs low		17	26	mA
		Outputs disabled		18.5	28	

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN74ALS533A, SN74AS533A **OCTAL D-TYPÉ TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = \text{MIN to}$ SN74AI	, o MAX [†] _\$533A	UNIT
			MIN	MAX	
^t PLH	D	ā	4	19	ns
^t PHL	ם	Q	4	13	115
^t PLH	LE	1 <u>-</u>	5	23	
^t PHL	LE	Any Q	4	18	ns
^t PZH			1	17	
^t PZL	OE	Any Q	4	18	ns
^t PHZ	OE	Any Q	2	10	
^t PLZ	0E	Any Q	2	16	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74AS533A	0°C to 70°C
Storage temperature range	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74AS533A			UNIT
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-15	mA
IOL	Low-level output current			48	mA
tw	Pulse duration, LE high	2			ns
t _{su}	Setup time, data before LE \downarrow	2			ns
th	Hold time, data after LE \downarrow	3			ns
ТА	Operating free-air temperature	0		70	°C



SN74ALS533A, SN74AS533A **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND		SN	74AS53	BA	UNIT
PARAMETER	TEST CONL	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.5	V
Veri	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V
VOH	V _{CC} = 4.5 V,	I _{OH} = – 15 mA	2.4	3.3		v
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.34	0.5	V
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-50	μΑ
li li	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
ЦΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
կլ	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.02	-0.5	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Outputs high		62	100	
ICC	$V_{CC} = 5.5 V$	Outputs low		64	100	mA
		Outputs disabled		71	110	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = MIN to$ SN74A	, , o MAX§	UNIT
			MIN	MAX	
^t PLH	D	Ā	4	7.5	200
^t PHL	d	Q	4	7	ns
^t PLH	LE		5	9	
^t PHL	LE	Any Q	4	8	ns
^t PZH			2	6.5	
^t PZL	OE	Any Q	4	9.5	ns
^t PHZ	OE		2	6.5	
^t PLZ	UE	Any Q	3	7	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN74ALS533A, SN74AS533A **OCTAL D-TYPÉ TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ALS533ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS533A	Samples
SN74ALS533AN	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS533AN	Samples
SN74ALS533ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS533A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS533ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS533ANSR	SO	NS	20	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALS533ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS533AN	N	PDIP	20	20	506	13.97	11230	4.32

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated