

TLE4966-2G

High Precision Hall Switch with two Outputs

Datasheet

Rev.1.0, 2018-12-06

Edition 2018-12-06

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2019 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History: 2018-12-06, Rev.1.0

Previous Revision:

Page	Subjects (major changes since last revision)

Trademarks of Infineon Technologies AG

ABM™, BlueMoon™, CONVERGATE™, COSIC™, C166™, FALC™, GEMINAX™, GOLDMOS™, ISAC™, OMNITUNE™, OMNIVIA™, PROSOC™, SEROCCO™, SICOFI™, SIEGET™, SMARTi™, SMINT™, SOCRATES™, VINAX™, VINETIC™, VOIPRO™, X-GOLD™, XMM™, X-PMU™, XWAY™

Other Trademarks

Microsoft®, Visio®, Windows®, Windows Vista®, Visual Studio®, Win32® of Microsoft Corporation. Linux® of Linus Torvalds. FrameMaker®, Adobe® Reader™, Adobe Audition® of Adobe Systems Incorporated. APOXI®, COMNEON™ of Comneon GmbH & Co. OHG. PrimeCell®, RealView®, ARM®, ARM® Developer Suite™ (ADS), Multi-ICE™, ARM1176JZ-S™, CoreSight™, Embedded Trace Macrocell™ (ETM), Thumb®, ETM9™, AMBA™, ARM7™, ARM9™, ARM7TDMI-S™, ARM926EJ-S™ of ARM Limited. OakDSPCore®, TeakLite® DSP Core, OCEM® of ParthusCeva Inc. IndoorGPS™, GL-20000™, GL-LN-22™ of Global Locate. mipi™ of MIPI Alliance. CAT-iq™ of DECT Forum. MIPS™, MIPS II™, 24KEc™, MIPS32®, 24KEc™ of MIPS Technologies, Inc. Texas Instruments®, PowerPAD™, C62x™, C55x™, VLYNQ™, Tology Software™, TMS320C62x™, Code Composer Studio™, SSI™ of Texas Instruments Incorporated. Bluetooth® of Bluetooth SIG, Inc. IrDA® of the Infrared Data Association. Java™, SunOS™, Solaris™ of Sun Microsystems, Inc. Philips®, I2C-Bus® of Koninklijke Philips Electronics N.V. Epson® of Seiko Epson Corporation. Seiko® of Kabushiki Kaisha Hattori Seiko Corporation. Panasonic® of Matsushita Electric Industrial Co., Ltd. Murata® of Murata Manufacturing Company. Taiyo Yuden™ of Taiyo Yuden Co., Ltd. TDK® of TDK Electronics Company, Ltd. Motorola® of Motorola, Inc. National Semiconductor®, MICROWIRE™ of National Semiconductor Corporation. IEEE® of The Institute of Electrical and Electronics Engineers, Inc. Samsung®, OneNAND®, UtrAM® of Samsung Corporation. Toshiba® of Toshiba Corporation. Dallas Semiconductor®, 1-Wire® of Dallas Semiconductor Corp. ISO® of the International Organization for Standardization. IEC™ of the International Engineering Consortium. EMV™ of EMVCo, LLC. Zetex® of Zetex Semiconductors. Microtec® of Microtec Research, Inc. Verilog® of Cadence Design Systems, Inc. ANSI® of the American National Standards Institute, Inc. WindRiver® and VxWorks® of Wind River Systems, Inc. Nucleus™ of Mentor Graphics Corporation. OmniVision® of OmniVision Technologies, Inc. Sharp® of Sharp Corporation. Symbian OS® of Symbian Software Ltd. Openwave® of Openwave Systems, Inc. Maxim® of Maxim Integrated Products, Inc. Spansion® of Spansion LLC. Micron®, CellularRAM® of Micron Technology, Inc. RFMD® of RF Micro Devices, Inc. EPCOS® of EPCOS AG. UNIX® of The Open Group. Tektronix® of Tektronix, Inc. Intel® of Intel Corporation. Qimonda® of Qimonda AG. 1GOneNAND® of Samsung Corporation. HyperTerminal® of Hilgraeve, Inc. MATLAB® of The MathWorks, Inc. Red Hat® of Red Hat, Inc. Palladium® of Cadence Design Systems, Inc. SIRIUS Satellite Radio® of SIRIUS Satellite Radio Inc. TOKO® of TOKO Inc.

The information in this document is subject to change without notice.

Last Trademarks Update 2008-11-17

	Trademarks of Infineon Technologies AG	3
1	Overview	5
1.1	Features	5
1.2	Functional Description	5
1.3	Pin Configuration (top view)	6
2	General	7
2.1	Block Diagram	7
2.2	Circuit Description	7
2.3	Application Circuit	8
3	Maximum Ratings	8
4	Operating Range	9
5	Electrical and Magnetic Parameters	10
	Field Direction Definition	11
6	Timing Diagrams for the Speed Outputs	11
7	Package Information	12
7.1	Package Marking	12
7.2	Distance between Chip and Package Surface	12
7.3	Package Outlines	12
	PCB Footprint for PG-TSOP6-6-9	13



1 Overview

1.1 Features

- 2.7V to 24V supply voltage operation
- Operation from unregulated power supply
- High sensitivity and high stability of the magnetic switching points
- High resistance to mechanical stress by Active Error Compensation
- Reverse battery protection (-18V)
- Superior temperature stability
- Peak temperatures up to 195°C
- Low jitter (typ. 1µs)
- Digital output signals
- Excellent matching of the 2 Hall probes
- Hall plate distance 1.45mm
- Two independent speed outputs
- SMD package PG-TSOP6-6-9



1.2 Functional Description

The TLE4966-2G is an integrated circuit dual Hall-effect sensor designed specifically for highly accurate applications. Precise magnetic switching points and high temperature stability are achieved by active compensation circuits and chopper techniques on chip. The sensor provides two independent speed outputs at Q1 and Q2 with the status (high or low) corresponding to the magnetic field value at the respective Hall element H1 and H2. Both Hall elements have the identical thresholds for B_{OP} and B_{RP} ($B_{OP1} = B_{OP2}$ and $B_{RP1} = B_{RP2}$). For positive magnetic fields (south pole) exceeding the threshold B_{OP1} and/or B_{OP2} the corresponding output Q1 and/or Q2 is low, whereas for negative magnetic fields (north pole) lower than B_{RP} the output switches to high. Due to the spatial distance of the two Hall elements on the chip ($d = 1.45\text{mm}$) the two output signals will show a phase difference in case the sensor is used with a rotating magnetized pole wheel.

Product Name	Product Type	Ordering Code	Package
TLE4966-2G	Double Hall Switch	SP002983188	PG-TSOP6-6-9

1.3 Pin Configuration (top view)




Figure 1 Pin Definition and Center of Sensitive Area

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	Q2	Speed 2
2	GND	Recommended connection to GND
3	Q1	Speed 1
4	V_{DD}	Supply voltage
5	GND	Recommended connection to GND
6	GND	Ground

2 General

2.1 Block Diagram




Figure 2 Block Diagram

2.2 Circuit Description

The chopped Dual Hall Switch comprises two Hall probes, bias generator, compensation circuits, oscillator, and output transistors.

The bias generator provides currents for the Hall probes and the active circuits. Compensation circuits stabilize the temperature behavior and reduce influence of technology variations.

The Active Error Compensation rejects offsets in signal stages and the influence of mechanical stress to the Hall probes caused by molding and soldering processes and other thermal stresses in the package. This chopper technique together with the threshold generator and the comparator ensures high accurate magnetic switching thresholds.

2.3 Application Circuit

It is recommended to use a series resistor R_S with 200Ω and a capacitor of $C_S = 4.7nF$ for protection against overvoltage and transients on the supply line. Pull-up resistors R_L are required for the output pins Q_1 and Q_2 .




Figure 3 Application Circuit

3 Maximum Ratings

Table 2 Absolute Maximum Ratings

$T_j = -40^\circ\text{C}$ to 150°C

Parameter	Symbol	Limit Values		Unit	Conditions
		min.	max.		
Supply voltage	V_{DD}	-18	18	V	for 1 h, $R_S \geq 200 \Omega$ for 5 min, $R_S \geq 200 \Omega$
	V_S	-18	24		
	V_S	-18	26		
Supply current through protection device	I_{DD}	-50	50	mA	
Output voltage	V_Q	-0.7 -0.7	18 26	V	for 5 min @ 1.2 k Ω pull up
Continuous output current	I_Q	-50	50	mA	
Junction temperature	T_j	-	155	$^\circ\text{C}$	for 2000 h (not additive)
		-	165		for 1000 h (not additive)
		-	175		for 168 h (not additive)
		-	195		for 3 x 1 h (additive)
Storage temperature	T_S	-40	150	$^\circ\text{C}$	
Magnetic flux density	B	-	unlimited	mT	

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Table 3 ESD Protection ¹⁾

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
ESD voltage	V_{ESD}	–	± 4	kV	HBM, $R = 1.5 \text{ k}\Omega$, $C = 100 \text{ pF}$ $T_A = 25^\circ\text{C}$

1) Human Body Model (HBM) tests according to: EOS/ESD Association Standard S5.1-1993 and Mil. Std. 883D method 3015.7

4 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE4966-2G. All parameters specified in the following sections refer to these operating conditions unless otherwise mentioned.

Table 4 Operating Range

Parameter	Symbol	Limit Values			Unit	Conditions
		min.	typ.	max.		
Supply voltage	V_{DD}	2.7	–	18	V	1 h with $R_S \geq 200 \Omega$ for 5 min $R_S \geq 200 \Omega$
	V_S	–	–	24		
	V_S	–	–	26		
Output voltage	V_Q	-0.7	–	18	V	
Junction temperature	T_j	-40	–	150	°C	for 168 h
		–	–	175		
Output current	I_Q	0	–	10	mA	

5 Electrical and Magnetic Parameters

Product characteristics involve the spread of values guaranteed within the specified voltage and temperature range. Typical characteristics are the median of the production.

Table 5 Electrical Characteristics ¹⁾

Parameter	Symbol	Limit Values			Unit	Conditions
		min.	typ.	max.		
Supply current	I_{DD}	4	5.2	7	mA	$V_{DD} = 2.7 \text{ V} \dots 18 \text{ V}$
Reverse current	I_{SR}	0	0.2	1	mA	$V_{DD} = -18 \text{ V}$
Output saturation voltage	V_{QSAT}	–	0.3	0.6	V	$I_Q = 10 \text{ mA}$
Output leakage current	I_{QLEAK}	–	0.05	10	μA	for $V_Q = 18 \text{ V}$
Output fall time	t_f	–	0.2	1	μs	$R_L = 1.2 \text{ k}\Omega$; $C_L < 50 \text{ pF}$
Output rise time	t_r	–	0.2	1	μs	see: Figure 4 on Page 11
Chopper frequency	f_{OSC}	–	320	–	kHz	
Switching frequency	f_{SW}	0	–	15 ²⁾	kHz	
Delay time ³⁾	t_d	–	13	–	μs	
Count Signal Delay	t_{dc}	50	200	1000	ns	
Output jitter ⁴⁾	t_{QJ}	–	1	–	μs_{RMS}	Typ. value for square wave signal 1 kHz
Repeatability of magnetic thresholds ⁵⁾	B_{REP}	–	40	–	μT_{RMS}	Typ. value for $\Delta B/\Delta t > 12 \text{ mT/ms}$
Power-on time ⁶⁾	t_{PON}	–	13	–	μs	$V_{DD} \geq 2.7 \text{ V}$
Distance of hall plates	d_{HALL}	–	1.45	–	mm	
Thermal resistance ⁷⁾	R_{thJA}	–	100	–	K/W	PG-TSOP6-6-9

- 1) over operating range, unless otherwise specified. Typical values correspond to $V_{DD} = 12 \text{ V}$ and $T_A = 25^\circ\text{C}$
- 2) To operate the sensor at the max. switching frequency, the magnetic signal amplitude must be 1.4 times higher than for static fields. This is due to the -3 dB corner frequency of the low pass filter in the signal path.
- 3) Systematic delay between magnetic threshold reached and output switching
- 4) Jitter is the unpredictable deviation of the output switching delay
- 5) B_{REP} is equivalent to the noise constant
- 6) Time from applying $V_{DD} \geq 2.7 \text{ V}$ to the sensor until the output state is valid
- 7) Thermal resistance from junction to ambient

Calculation of the ambient temperature (PG-TSOP6-6-9 example)

e.g. for $V_{DD} = 12.0 \text{ V}$, $I_{DDtyp} = 5.5 \text{ mA}$, $V_{QSATtyp} = 0.3 \text{ V}$ and $2 \times I_Q = 10 \text{ mA}$:
 Power Dissipation: $P_{DIS} = 72.0 \text{ mW}$.
 In $T_A = T_j - (R_{thJA} \times P_{DIS}) = 175^\circ\text{C} - (100 \text{ K/W} \times 0.072 \text{ W})$
 Resulting max. ambient temperature: $T_A = 167.8^\circ\text{C}$

Timing Diagrams for the Speed Outputs

Table 6 Magnetic Characteristics ¹⁾.

Parameter	Symbol	T_j [°C]	Limit Values			Unit	Conditions
			min.	typ.	max.		
Operate point	B_{OP1}, B_{OP2}	-40	5.2	7.7	10.3	mT	B_{OP1} for Hall element 1 B_{OP2} for Hall element 2
		25	5.0	7.5	10.0		
		150	4.7	7.1	9.5		
Release point	B_{RP1}, B_{RP2}	-40	-10.3	-7.7	-5.2	mT	B_{RP1} for Hall element 1 B_{RP2} for Hall element 2
		25	-10.0	-7.5	-5.0		
		150	-9.5	-7.1	-4.7		
Hysteresis	B_{HYS1}, B_{HYS2}	-40	–	–	–	mT	$B_{HYS1} = B_{OP1} - B_{RP1}$ $B_{HYS2} = B_{OP2} - B_{RP2}$
		25	10.0	15.0	20.0		
		150	–	–	–		
Magnetic matching	B_{MATCH}	-40	–	–	–	mT	Valid for $B_{OP1} - B_{OP2}$ and $B_{RP1} - B_{RP2}$
		25	-2.0	0	2.0		
		150	–	–	–		
Magnetic offset	B_{OFF1}, B_{OFF2}	-40	–	–	–	mT	$B_{OFF1} = (B_{OP1} + B_{RP1})/2$ $B_{OFF2} = (B_{OP2} + B_{RP2})/2$
		25	-2.0	0	2.0		
		150	–	–	–		
Temperature compensation of magnetic thresholds	TC	–	–	-350	–	ppm/°C	

1) over operating range, unless otherwise specified. Typical values correspond to $V_{DD} = 12\text{ V}$

Note: Typical characteristics specify mean values expected over the production spread.

Field Direction Definition

Positive magnetic fields related with south pole of the magnet to the branded side of package.

6 Timing Diagrams for the Speed Outputs




Figure 4 Timing Definition of the Speed Signal

7 Package Information

7.1 Package Marking




Figure 5 Marking PG-TSOP6-6-9

7.2 Distance between Chip and Package Surface




Figure 6 Distance Chip to Upper Side of IC

7.3 Package Outlines




Figure 7 PG-TSOP6-6-9 (Plastic Thin Small Outline Package)

PCB Footprint for PG-TSOP6-6-9

The following picture shows a recommendation for the PCB layout.




Figure 8 Footprint PG-TSOP6-6-9

www.infineon.com