


OP150/OP250/OP450

FEATURES

- Single-Supply Operation: 2.7 V to 6 V
- High Output Current: ± 250 mA
- Low Supply Current: 600 μ A/ Amp
- Wide Bandwidth: 4 MHz
- Slew Rate: 6.5 V/ μ s
- No Phase Reversal
- Low Input Currents
- Unity Gain Stable

APPLICATIONS

- Battery Powered Instrumentation
- Multi Media Audio
- Medical
- Remote Sensors
- ASIC Input or Output Amplifier
- Automotive
- Headphone Driver



GENERAL DESCRIPTION

The OP150, OP250 and OP450 are single, dual and quad CMOS single-supply, 4 MHz bandwidth amplifiers featuring rail-to-rail inputs and outputs. All are guaranteed to operate from a 3 volt single supply as well as a +5 volt supply.

The OP150 family of amplifiers have very low input bias currents. The outputs are capable of driving 250 mA loads and are stable with capacitive loads as high as 500 pF.

Applications for these amplifiers include portable medical equipment, safety and security, and interface for transducers with high output impedances.


Supply current is only 600 μ A per amplifier.

The ability to swing rail-to-rail at both the input and output enables designers to build multistage filters in single-supply systems and maintain high signal-to-noise ratios.


The OP150/OP250/OP450 are specified over the extended industrial (-40°C to +125°C) temperature range. The OP150 single amplifiers are available in 8-pin SO surface mount and the 5-pin SOT23-5 packages. The OP250 dual is available in 8-pin plastic DIPs and SO surface mount packages. The OP450 quad is available in 14-pin DIPs, TSSOP and narrow 14-pin SO packages. Consult factory for TSSOP availability.

PIN CONFIGURATIONS


8-Lead Narrow-Body SO (S Suffix)




5-Lead SOT23-5 (RT Suffix)




8-Lead Narrow-Body SO (S Suffix)




8 Lead Epoxy DIP (P Suffix)




14-Lead Epoxy DIP (P Suffix)



14-Lead SO (S Suffix)



14-Lead TSSOP (RU Suffix)



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703

OP150/OP250/OP450—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = +3.0\text{ V}$, $V_{CM} = 0.05\text{ V}$, $V_O = 1.4\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage OP150	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5	mV
Offset Voltage OP250/OP450	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5	mV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		10	60	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		25		pA
Input Voltage Range			0		3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to }3\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $V_O = 0.3\text{ V to }2.7\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		40		V/mV
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = 0.3\text{ V to }2.7\text{ V}$		16		V/mV
Large Signal Voltage Gain	A_{VO}	$R_L = 1\text{ k}\Omega$, $V_O = 0.3\text{ V to }2.7\text{ V}$		10		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$					$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$					$\text{pA}/^\circ\text{C}$
Offset Current Drift	$\Delta I_{OS}/\Delta T$					$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 100\text{ }\mu\text{A}$ $-40^\circ\text{C to }+125^\circ\text{C}$	2.95	2.99		V
Output Voltage Low	V_{OL}	$I_L = 10\text{ mA}$ $-40^\circ\text{C to }+125^\circ\text{C}$		2.95		V
Output Current	I_{OUT}	$I_L = 100\text{ }\mu\text{A}$ $-40^\circ\text{C to }+125^\circ\text{C}$		2	10	mV
Open Loop Impedance	Z_{OUT}	$I_L = 10\text{ mA}$ $-40^\circ\text{C to }+125^\circ\text{C}$		30	55	mV
Output Current	I_{OUT}	$-40^\circ\text{C to }+125^\circ\text{C}$		± 250		mV
Open Loop Impedance	Z_{OUT}	$f = 1\text{ MHz}$, $A_V = 1$				mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to }6\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	70			dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	68	500	600	dB
Supply Current/Amplifier	I_{SY}			650		μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		2.7		V/ μs
Settling Time	t_S	To 0.01%				μs
Gain Bandwidth Product	GBP			2		MHz
Phase Margin	ϕ_O			75		Degrees
Channel Separation	CS	$f = 1\text{ kHz}$, $R_L = 10\text{ k}\Omega$				dB
NOISE PERFORMANCE						
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz				$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		55		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n					$\text{pA}/\sqrt{\text{Hz}}$

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ELECTRICAL CHARACTERISTICS (@ $V_S = +5.0\text{ V}$, $V_{CM} = 0.05\text{ V}$, $V_O = 1.4\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage OP150	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5	mV
Offset Voltage OP250/OP450	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			5	mV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		30	50	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.1	8	pA
Input Voltage Range			0		16	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 5\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60		5	dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $V_O = 0.3\text{ V to } 4.7\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		40		V/mV
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = 0.3\text{ V to } 2.7\text{ V}$		16		V/mV
Large Signal Voltage Gain	A_{VO}	$R_L = 1\text{ k}\Omega$, $V_O = 0.3\text{ V to } 2.7\text{ V}$		10		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1.5		$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$			100		$\text{pA}/^\circ\text{C}$
Offset Current Drift	$\Delta I_{OS}/\Delta T$			20		$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 100\ \mu\text{A}$ $-40^\circ\text{C to } +125^\circ\text{C}$		4.99		V
		$I_L = 10\text{ mA}$ $-40^\circ\text{C to } +125^\circ\text{C}$		4.95		V
Output Voltage Low	V_{OL}	$I_L = 100\ \mu\text{A}$ $-40^\circ\text{C to } +125^\circ\text{C}$		2		mV
		$I_L = 10\text{ mA}$ $-40^\circ\text{C to } +125^\circ\text{C}$		30		mV
Output Current	I_{OUT}	$-40^\circ\text{C to } +125^\circ\text{C}$		± 250		mA
Open Loop Impedance	Z_{OUT}	$f = 1\text{ MHz}$, $A_V = 1$				Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to } 6\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	75			dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	70			dB
				550	650	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		6.5		V/ μs
Full Power Bandwidth	BW_p	1% Distortion				kHz
Settling Time	t_S	To 0.01%				μs
Gain Bandwidth Product	GBP			4		MHz
Phase Margin	ϕ_o			75		Degrees
Channel Separation	CS	$f = 1\text{ kHz}$, $R_L = 10\text{ k}\Omega$				dB
NOISE PERFORMANCE						
Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz				$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		55		$\text{nV}/\sqrt{\text{Hz}}$
Voltage Noise Density	e_n	$f = 10\text{ kHz}$		35		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n					$\text{pA}/\sqrt{\text{Hz}}$

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

OP150/OP250/OP450

WAFER TEST LIMITS (@ $V_S = +5.0$ V, $V_{CM} = 0$ V, $T_A = +25^\circ\text{C}$ unless otherwise noted.)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V_{OS}		± 10	mV max
Input Bias Current	I_B		50	pA max
Input Offset Current	I_{OS}		10	pA max
Input Voltage Range	V_{CM}		V_- to V_+	V min
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0$ V to 10 V	60	dB min
Power Supply Rejection Ratio	PSRR	$V = +2.7$ V to +7 V	70	dB min
Large Signal Voltage Gain	A_{VO}	$R_L = 10$ k Ω		V/mV min
Output Voltage High	V_{OH}	$R_L = 2$ k Ω to GND	2.9	V min
Output Voltage Low	V_{OL}	$R_L = 2$ k Ω to V_+	55	mV max
Supply Current/Amplifier	I_{SY}	$V_O = 0$ V, $R_L = \infty$	650	μA max

NOTE
Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	$+7$ V
Input Voltage	GND to V_S
Differential Input Voltage	± 7 V
Output Short-Circuit Duration to GND ²	Indefinite
Storage Temperature Range	
P, S, RT, RU Package	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	
OP150/OP250/OP450G	-40°C to $+125^\circ\text{C}$
Junction Temperature Range	
P, S, RT, RU Package	-65°C to $+150^\circ\text{C}$
Lead Temperature Range (Soldering, 60 sec)	$+300^\circ\text{C}$

ORDERING GUIDE

Model	Temperature Range	Package Option
OP150GS	-40°C to $+125^\circ\text{C}$	8-Pin SOIC
OP150GRT	-40°C to $+125^\circ\text{C}$	5-Pin SOT
OP150GBC	$+25^\circ\text{C}$	DICE
OP250GP	-40°C to $+125^\circ\text{C}$	8-Pin Plastic DIP
OP250GS	-40°C to $+125^\circ\text{C}$	8-Pin SOIC
OP250GRU	-40°C to $+125^\circ\text{C}$	8-Pin TSSOP
OP250GBC	$+25^\circ\text{C}$	DICE
OP450GP	-40°C to $+125^\circ\text{C}$	14-Pin Plastic DIP
OP450GS	-40°C to $+125^\circ\text{C}$	14-Pin SOIC
OP450GRU	-40°C to $+125^\circ\text{C}$	14-Pin TSSOP
OP450GBC	$+25^\circ\text{C}$	DICE

Package Type	θ_{JA} ³	θ_{JC}	Units
5-Pin SOT (RT)	325		$^\circ\text{C}/\text{W}$
8-Pin Plastic DIP (P)	103	43	$^\circ\text{C}/\text{W}$
8-Pin SOIC (S)	158	43	$^\circ\text{C}/\text{W}$
8-Pin TSSOP (RU)	240	43	$^\circ\text{C}/\text{W}$
14-Pin Plastic DIP (P)	76	33	$^\circ\text{C}/\text{W}$
14-Pin SOIC (S)	120	36	$^\circ\text{C}/\text{W}$
14-Pin TSSOP (RU)	180	35	$^\circ\text{C}/\text{W}$

NOTES

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

² θ_{JA} is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP150/OP250/OP450 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

DICE CHARACTERISTICS

OP150 Die Size 0.00 × 0.00 Inch, 00 Sq. Mils
 Substrate (Die Backside) Is Connected to V-
 Transistor Count, 00.

OP250 Die Size 0.044 × 0.045 Inch, 1,980 Sq. Mils
 Substrate (Die Backside) Is Connected to V-
 Transistor Count, 0.

OP450 Die Size 0.052 × 0.058 Inch, 3,016 Sq. Mils
 Substrate (Die Backside) Is Connected to V-
 Transistor Count, 127.




Figure 1. $\pm V_{OUT}$ vs. R_{LOAD}

OBSSOLETE