


1.2 W audio power amplifier with active-low standby mode

Datasheet - production data



Features

- Operating range from V_{CC} = 2.2 V to 5.5 V
- 1.2 W output power at $V_{CC} = 5 \text{ V}$, THD = 1%, F = 1 kHz, with 8 Ω load
- Ultra-low consumption in standby mode (10 nA)
- 62 dB PSRR at 217 Hz in grounded mode
- Near-zero pop and click
- Ultra-low distortion (0.1%)
- Unity gain stable
- Available in 9-bump flip-chip, miniSO-8 and DFN8 packages

Applications

- Mobile phones (cellular / cordless)
- Laptop / notebook computers
- PDAs
- Portable audio devices

Description

The TS4990 is designed for demanding audio applications such as mobile phones to reduce the number of external components.

This audio power amplifier is capable of delivering 1.2 W of continuous RMS output power into an 8 Ω load at 5 V.

An externally controlled standby mode reduces the supply current to less than 10 nA. It also includes an internal thermal shutdown protection.

The unity-gain stable amplifier can be configured by external gain setting resistors.

Contents TS4990

Contents

1	Abs	olute maximum ratings and operating conditions	3
2	Турі	cal application schematics	4
3	Elec	trical characteristics	5
4	Арр	lication information1	8
	4.1	BTL configuration principle	8
	4.2	Gain in a typical application 1	8
	4.3	Low and high frequency response 1	8
	4.4	Power dissipation and efficiency 1	9
	4.5	Decoupling of the circuit	0
	4.6	Wake-up time (t _{WU})	1.1
	4.7	Standby time	1.1
	4.8	Pop performance	2
	4.9	Application example: differential input, BTL power amplifier 2	3
5	Pacl	kage information	5
	5.1	Flip-chip package information	:5
	5.2	MiniSO-8 package information	8
	5.3	DFN8 package information	9
	5.4	SO-8 package information	0
6	Orde	ering information	1
7	Revi	sion history 3	2



1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage (1)	6	V
V _{in}	Input voltage (2)	GND to V _{CC}	V
T _{oper}	Operating free-air temperature range	-40 to + 85	°C
T _{stg}	Storage temperature	-65 to +150	°C
Tj	Maximum junction temperature	150	°C
R _{thja}	Thermal resistance junction to ambient Flip-chip ⁽³⁾ MiniSO-8 DFN8	250 215 120	°C/W
P _{diss}	Power dissipation	Internally limited	
ESD	HBM: Human body model ⁽⁴⁾ MM: Machine model ⁽⁵⁾	2 200	kV V
	Latch-up immunity	200	mA
	Lead temperature (soldering, 10 sec) Lead temperature (soldering, 10 sec) for lead-free version	250 260	°C

- 1. All voltage values are measured with respect to the ground pin.
- 2. The magnitude of the input signal must never exceed V_{CC} + 0.3 V / GND 0.3 V.
- 3. The device is protected in case of over temperature by a thermal shutdown active at 150° C.
- 4. Human body model: A 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- 5. Machine model: A 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor $< 5 \Omega$). This is done for all couples of connected pin combinations while the other pins are floating.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	2.2 to 5.5	V
V _{icm}	Common mode input voltage range	1.2V to V _{CC}	V
V _{STBY}	Standby voltage input: Device ON Device OFF	$\begin{array}{l} 1.35 \leq \ \ V_{STBY} \leq \ \ V_{CC} \\ \text{GND} \leq \ \ V_{STBY} \leq \ 0.4 \end{array}$	<
R_{L}	Load resistor	≥ 4	Ω
T _{SD}	Thermal shutdown temperature	150	°C
R _{thja}	Thermal resistance junction to ambient Flip-chip ⁽¹⁾ MiniSO-8 DFN8 ⁽²⁾	100 190 40	°C/W

- 1. This thermal resistance is reached with a 100 mm² copper heatsink surface.
- When mounted on a 4-layer PCB.



Typical application schematics 2




Figure 1. Typical application schematics

Table 3. Component descriptions

Component	Functional description
R _{in}	Inverting input resistor that sets the closed loop gain in conjunction with R $_{feed}$. This resistor also forms a high pass filter with C $_{in}$ (F $_{c}$ = 1 / (2 x Pi x R $_{in}$ x C $_{in}$)).
C _{in}	Input coupling capacitor that blocks the DC voltage at the amplifier input terminal.
R _{feed}	Feed back resistor that sets the closed loop gain in conjunction with R _{in} .
C _s	Supply bypass capacitor that provides power supply filtering.
C _b	Bypass pin capacitor that provides half supply filtering.
C _{feed}	Low pass filter capacitor allowing to cut the high frequency (low pass filter cut-off frequency 1/ (2 x Pi x R_{feed} x C_{feed})).
A _V	Closed loop gain in BTL configuration = $2 \times (R_{feed} / R_{in})$.
Exposed pad	DFN8 exposed pad is electrically connected to pin 7. See <i>DFN8 package information on page 29</i> for more information.

4/33 DocID9309 Rev 14



Table 4. Electrical characteristics when V_{CC} = +5 V, GND = 0 V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		3.7	6	mA
I _{STBY}	Standby current $^{(1)}$ No input signal, V_{STBY} = GND, R_L = 8 Ω		10	1000	nA
V _{oo}	Output offset voltage No input signal, $R_L = 8 \Omega$		1	10	mV
P _{out}	Output power THD = 1% max, F = 1 kHz, $R_L = 8 \Omega$	0.9	1.2		W
THD + N	Total harmonic distortion + noise $P_{out} = 1W_{rms}$, $A_V = 2$, $20~Hz \le F \le 20~kHz$, $R_L = 8~\Omega$		0.2		%
PSRR	Power supply rejection ratio $^{(2)}$ R _L = 8 Ω , A _V = 2, V _{ripple} = 200mV _{pp} , input grounded F = 217 Hz F = 1 kHz	55 55	62 64		dB
t _{WU}	Wake-up time ($C_b = 1 \mu F$)		90	130	ms
t _{STBY}	Standby time ($C_b = 1 \mu F$)		10		μs
V _{STBYH}	Standby voltage level high			1.3	V
V _{STBYL}	Standby voltage level low			0.4	V
Φ_{M}	Phase margin at unity gain $R_L = 8 \Omega$, $C_L = 500 pF$		65		Degrees
GM	Gain margin $R_L = 8 \Omega$, $C_L = 500 pF$		15		dB
GBP	Gain bandwidth product $R_L = 8 \ \Omega$		1.5		MHz
R _{OUT-GND}	Resistor output to GND ($V_{STBY} \le V_{STBYL}$) V_{out1} V_{out2}		3 43		kΩ

^{1.} Standby mode is active when $V_{\mbox{\scriptsize STBY}}$ is tied to GND.

^{2.} All PSRR data limits are guaranteed by production sampling tests.

Dynamic measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is the sinusoidal signal superimposed upon V_{CC}.

Table 5. Electrical characteristics when V_{CC} = +3.3 V, GND = 0 V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Supply current No input signal, no load		3.3	6	mA
I _{STBY}	Standby current $^{(1)}$ No input signal, V_{STBY} = GND, R_L = 8 Ω		10	1000	nA
V _{oo}	Output offset voltage No input signal, $R_L = 8 \Omega$		1	10	mV
P _{out}	Output power THD = 1% max, F = 1 kHz, $R_L = 8 \Omega$	375	500		mW
THD + N	Total harmonic distortion + noise $P_{out} = 400 \text{ mW}_{rms}, A_V = 2, 20 \text{ Hz} \leq F \leq 20 \text{ kHz}, \\ R_L = 8 \Omega$		0.1		%
PSRR	Power supply rejection ratio $^{(2)}$ R _L = 8 Ω , A _V = 2, V _{ripple} = 200mV _{pp} , input grounded F = 217 Hz F = 1 kHz	55 55	61 63		dB
t _{WU}	Wake-up time ($C_b = 1 \mu F$)		110	140	ms
t _{STBY}	Standby time ($C_b = 1 \mu F$)		10		μs
V _{STBYH}	Standby voltage level high			1.2	V
V _{STBYL}	Standby voltage level low			0.4	V
Φ_{M}	Phase margin at unity gain $R_L = 8 \Omega$, $C_L = 500 pF$		65		Degrees
GM	Gain margin $R_L = 8 \Omega$, $C_L = 500 pF$		15		dB
GBP	Gain bandwidth product $R_L = 8 \ \Omega$		1.5		MHz
R _{OUT-GND}	Resistor output to GND ($V_{STBY} \le V_{STBYL}$) V_{out1} V_{out2}		4 44		kΩ

^{1.} Standby mode is active when $V_{\mbox{STBY}}$ is tied to GND.

^{2.} All PSRR data limits are guaranteed by production sampling tests.

Dynamic measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is the sinusoidal signal superimposed upon V_{CC}.

Table 6. Electrical characteristics when V_{CC} = 2.6V, GND = 0V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply current No input signal, no load		3.1	6	mA
I _{STBY}	Standby current $^{(1)}$ No input signal, $V_{STBY} = GND$, $R_L = 8 \Omega$		10	1000	nA
V _{oo}	Output offset voltage No input signal, $R_L = 8 \Omega$		1	10	mV
P _{out}	Output power THD = 1% max, F = 1 kHz, $R_L = 8 \Omega$	220	300		mW
THD + N	Total harmonic distortion + noise P_{out} = 200 mW _{rms} , A_V = 2, 20 Hz \leq F \leq 20 kHz, R_L = 8 Ω		0.1		%
PSRR	Power supply rejection ratio $^{(2)}$ R _L = 8 Ω , A _V = 2, V _{ripple} = 200 mV _{pp} , input grounded F = 217 Hz F = 1 kHz	55 55	60 62		dB
t _{WU}	Wake-up time ($C_b = 1 \mu F$)		125	150	ms
t _{STBY}	Standby time ($C_b = 1 \mu F$)		10		μs
V _{STBYH}	Standby voltage level high			1.2	V
V _{STBYL}	Standby voltage level low			0.4	V
Φ_{M}	Phase margin at unity gain $R_L = 8 \Omega$, $C_L = 500 pF$		65		Degrees
GM	Gain margin $R_L = 8 \Omega$, $C_L = 500 pF$		15		dB
GBP	Gain bandwidth product $R_L=8\;\Omega$		1.5		MHz
R _{OUT-GND}	Resistor output to GND ($V_{STBY} \le V_{STBYL}$) V_{out1} V_{out2}		6 46		kΩ

^{1.} Standby mode is active when $V_{\mbox{STBY}}$ is tied to GND.

All PSRR data limits are guaranteed by production sampling tests.
 Dynamic measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is the sinusoidal signal superimposed upon V_{CC}.







Figure 3. Open loop frequency response $V_{CC}=3.3~V$

Figure 4. Open loop frequency response $V_{CC} = 2.6 \text{ V}$ Phase


Pha







8/33 DocID9309 Rev 14









Figure 10. PSRR vs. power supply 0 Vripple = 200mVpp -10 Vcc = 2.2, 2.6, 3.3, 5V $\mathsf{Rfeed} = 22\mathsf{k}\Omega$ Input = Floating -20 Cb = 1μF (**gp**) -30 -40 -50 RL >= 4Ω Tamb = 25°C -50 -60 -70 -80 100 10000 100000 Frequency (Hz)







Vcc = 5V Vripple = 200mVpp $RL = 8\Omega$ $Cb = 1\mu F$ AV = 2 Tamb = 25°C

0

Differential DC Output Voltage (V)

-2


-60


Figure 14. PSRR vs. DC output voltage Av = 2


O Vcc = 5V Vripple = 200mVpp RL = 8Ω Cb = 1μF AV = 10 Tamb = 25°C Tamber = 25°C Tambe

Figure 15. PSRR vs. DC output voltage Av = 10

Differential DC Output Voltage (V)







57

10/33 DocID9309 Rev 14






Figure 21. PSRR vs. DC output voltage Tamb = 25 °C Vcc = 2.6V Vripple = 200mVpp RL = 8Ω Cb = 1μ F -10 AV = 10 -20 Tamb = 25°C PSRR (dB) -30 -40 -50 └─ -2.5 -1.5 -0.5 0.0 -1.0 0.5 Differential DC Output Voltage (V)

Figure 22. Output power vs. power supply voltage 2.4 2.2 F = 1kHzTHD+N=10% BW < 125kHz 1.8 Tamb = 25°C $\widehat{\mathbf{s}}$ 1.6 Output power 1.4 1.2 1.0 0.8 THD+N=1% 0.6 0.4 0.2 0.0 4.0 Vcc (V) 3.0 4.5 5.0 5.5











Figure 26. Output power vs. power supply voltage $R_L = 16 \Omega$ $RL = 16\Omega$ F = 1kHz1.0 BW < 125kHz Tamb = 25°C 8.0 THD+N=10% Output power 0.4 THD+N=1% 0.2 2.5 3.0 5.0 5.5 Vcc (V)

Figure 27. Output power vs. load resistor **Vcc = 5 V** 2.2 2.0 F = 1kHz BW < 125kHz Tamb = 25°C 1.8 1.6 Output power (W) 1.4 THD+N=10% 1.2 1.0 0.8 0.6 THD+N=1% 0.4 0.2 0.0 28 Load Resistance (Ω)

Figure 28. Output power vs. load resistor Vcc = 2.6 V0.6 Vcc = 2.6V F = 1kHz 0.5 BW < 125kHz Tamb = 25°C € 0.4 Ontbut bower (0.2) THD+N=10% THD+N=1% 0.1 0.0 12 16 20 24 28 Load Resistance (Ω)










Figure 33. Power derating curves

1.2

Heat sink surface ≈ 100mm²
(See demoboard)

0.8

0.0

No Heat sink

0.0

Ambiant Temperature (°C)

Figure 34. Clipping voltage vs. power supply voltage and load resistor Tamb = 25°C $RL = 4\Omega$ 0.6 Vout1 & Vout2 Clipping Voltage Low side (V) 0.5 0.4 $RL = 8\Omega$ 0.3 0.2 0.1 $RL = 16\Omega$ 0.0 2.5 3.0 3.5 4.0 4.5 5.0 Power supply Voltage (V)




Figure 36. Clipping voltage vs. power supply voltage and load resistor Tamb = 25 °C

O.6

Tamb = 25°C

RL = 4Ω

RL = 8Ω

RL = 16Ω


O.0

2.5

3.0

3.5

Rower supply voltage vs. power supply vs. power supply










Figure 39. Current consumption vs. standby voltage @ V_{CC} = 2.6 V 4.0 3.5 Vcc = 2.6V No load Tamb=25°C (mA) 3.0 Current Consumption 2.5 2.0 1.5 1.0 0.5 0.0 <u></u> 0.5 2.0 1.0 Standby Voltage (V)


Figure 40. THD + N vs. output power $R_L = 4 \Omega$ $RL = 4\Omega$ F = 20Hz Av = 2Cb = 1μF Vcc=2.2V . BW < 125kHz THD + N (%) ЩЦ Tamb = 25°C Vcc=2.6V 0.1 Vcc=3.3V Vcc=5V 1E-3 Output Power (W)















10 $RL = 4\Omega$ F = 20kHzAv = 2 $Cb = 1 \mu F$ Vcc=2.2V BW < 125kHz THD + N (%) Tamb = 25°C Vcc=2.6V V00-2. Vcc=3.3V Vcc=5V 0.1 L 1E-3 1 0.1 Output Power (W) 0.01















Figure 52. SNR vs. power supply with unweighted filter (20 Hz to 20 kHz) 110 RL=16Ω 105 Signal to Noise Ratio (dB) 100 RL=8Ω 95 RL=4Ω 90 Av = 2Cb = 1μF 85 THD+N < 0.7% $Tamb = 25^{\circ}C$ 80 4.5 5.0 Power Supply Voltage (V)











Figure 57. Output noise voltage device ON Vcc=2.2V to 5.5V Cb=1μF 40 Output Noise Voltage (µVrms) RL=8Ω Tamb=25°C 35 Unweighted Filter 30 25 20 A Weighted Filter 15 10 6 10 **Closed Loop Gain**

Figure 58. Signal to noise ratio vs. power supply with a weighted filter Av = 10100 RL=16Ω 95 Signal to Noise Ratio (dB) 90 RL=8Ω 85 RL=4Ω 80 Av = 10 $Cb = 1 \mu F$ 75 THD+N < 0.7% Tamb = 25°C 2.5 3.5 4.0 4.5 5.0 Power Supply Voltage (V)



4 Application information

4.1 BTL configuration principle

The TS4990 is a monolithic power amplifier with a BTL output type. BTL (bridge tied load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

Single-ended output 1 = $V_{out1} = V_{out}$ (V) Single-ended output 2 = $V_{out2} = -V_{out}$ (V) and $V_{out1} - V_{out2} = 2V_{out}$ (V)

The output power is:

$$P_{out} = \frac{(2V_{out_{RMS}})^2}{R_I}$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single-ended configuration.

4.2 Gain in a typical application

The typical application schematics are shown in Figure 1 on page 4.

In the flat region (no C_{in} effect), the output voltage of the first stage is (in Volts):

$$V_{out1} = (-V_{in}) \frac{R_{feed}}{R_{in}}$$

For the second stage: $V_{out2} = -V_{out1}$ (V)

The differential output voltage is (in Volts):

$$V_{out2} - V_{out1} = 2V_{in} \frac{R_{feed}}{R_{in}}$$

The differential gain named gain (G_v) for more convenience is:

$$G_{v} = \frac{V_{out2} - V_{out1}}{V_{in}} = 2 \frac{R_{feed}}{R_{in}}$$

 V_{out2} is in phase with V_{in} and V_{out1} is phased 180° with V_{in} . This means that the positive terminal of the loudspeaker should be connected to V_{out2} and the negative to V_{out1} .

4.3 Low and high frequency response

In the low frequency region, C_{in} starts to have an effect. C_{in} forms with R_{in} a high-pass filter with a -3 dB cut-off frequency. F_{CL} is in Hz.

$$F_{CL} = \frac{1}{2\pi R_{in}C_{in}}$$

In the high frequency region, you can limit the bandwidth by adding a capacitor (C_{feed}) in parallel with R_{feed} . It forms a low-pass filter with a -3 dB cut-off frequency. F_{CH} is in Hz.

$$F_{CH} = \frac{1}{2\pi R_{feed} C_{feed}}$$

5//

Figure 60. Frequency response gain vs. C_{in} and C_{feed} 10 5 0 Cfeed = 330pF Cfeed = 680pF **Gain (dB)** -10 Cfeed = 2.2nF -15 Cin = 22nF -20 $Rin = Rfeed = 22k\Omega$ Cin = 82nF-25 <u>L</u> 10 Tamb = 25°C 1000 100 10000

The graph in Figure 60 shows an example of C_{in} and C_{feed} influence.

4.4 Power dissipation and efficiency

Hypotheses:

- $\bullet \hspace{0.5cm}$ Load voltage and current are sinusoidal (V $_{out}$ and I $_{out}$).
- Supply voltage is a pure DC source (V_{CC}).

The load can be expressed as:

$$V_{out} = V_{PEAK} \sin \omega t$$
 (V)

and

$$I_{out} = \frac{V_{out}}{R_L}$$
 (A)

and

$$P_{out} = \frac{V_{PEAK}^{2}}{2R_{L}^{2}} \qquad (W)$$

Therefore, the average current delivered by the supply voltage is:

$$I_{CC_{AVG}} = 2 \frac{V_{PEAK}}{\pi R_{I}} \qquad (A)$$

The power delivered by the supply voltage is:

$$P_{\text{supply}} = V_{\text{CC}} \cdot I_{\text{CC}_{\text{AVG}}} \qquad (W)$$

Therefore, the power dissipated by each amplifier is:

$$P_{diss} = P_{supply} - P_{out}(W)$$

$$P_{diss} = \frac{2\sqrt{2}V_{CC}}{\pi\sqrt{R_L}}\sqrt{P_{out}}-P_{out}$$

and the maximum value is obtained when:

$$\frac{\delta P_{diss}}{\delta P_{out}} = 0$$

and its value is:

$$P_{diss_{max}} = \frac{2V_{CC}^2}{\pi^2 R_1}$$
 (W)

Note: This maximum value is only dependent on power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply:

$$\eta = \frac{P_{out}}{P_{supply}} = \frac{\pi V_{PEAK}}{4V_{CC}}$$

The maximum theoretical value is reached when $V_{PEAK} = V_{CC}$, so:

$$\frac{\pi}{4} = 78.5\%$$

4.5 Decoupling of the circuit

Two capacitors are needed to correctly bypass the TS4990: a power supply bypass capacitor C_s and a bias voltage bypass capacitor C_b .

 C_s has particular influence on the THD+N in the high frequency region (above 7 kHz) and an indirect influence on power supply disturbances. With a value for C_s of 1 μ F, you can expect THD+N levels similar to those shown in the datasheet.

In the high frequency region, if C_s is lower than 1 μ F, it increases THD+N and disturbances on the power supply rail are less filtered.

On the other hand, if C_s is higher than 1 μF , those disturbances on the power supply rail are more filtered.

C_b has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).

If C_b is lower than 1 μ F, THD+N increases at lower frequencies and PSRR worsens.

If C_b is higher than 1 μ F, the benefit on THD+N at lower frequencies is small, but the benefit to PSRR is substantial.

Note that C_{in} has a non-negligible effect on PSRR at lower frequencies. The lower the value of C_{in} , the higher the PSRR.

Wake-up time (twil) 4.6

When the standby is released to put the device ON, the bypass capacitor C_b is not charged immediately. Because C_b is directly linked to the bias of the amplifier, the bias will not work properly until the C_b voltage is correct. The time to reach this voltage is called wake-up time or t_{WU} and specified in the electrical characteristics tables with C_b = 1 $\mu F\!.$

If C_b has a value other than 1 μ F, refer to the graph in *Figure 61* to establish the wake-up time.




Figure 61. Typical wake-up time vs. C_b

Due to process tolerances, the maximum value of wake-up time is shown in Figure 62.




Figure 62. Maximum wake-up time vs. Ch

Note:

The bypass capacitor C_b also has a typical tolerance of +/-20%. To calculate the wake-up time with this tolerance, refer to the graph above (considering for example for $C_{b}=1$ μF in the range of 0.8 μ F \leq $C_b\leq$ 1.2 μ F).

4.7 Standby time

When the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in standby mode is a few microseconds. In standby mode, the bypass pin and V_{in} pin are short-circuited to ground by internal switches. This allows a quick discharge of C_b and C_{in} capacitors.



4.8 Pop performance

Pop performance is intimately linked with the size of the input capacitor C_{in} and the bias voltage bypass capacitor C_{b} .

The size of C_{in} is dependent on the lower cut-off frequency and PSRR values requested. The size of C_{b} is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, C_b determines the speed with which the amplifier turns ON. In order to reach near zero pop and click, the equivalent input constant time,

$$\tau_{in}$$
 = (R_{in} + 2 k Ω) x C_{in} (s) with R_{in} \geq 5 k Ω

must not reach the τ_{in} maximum value as indicated in *Figure 63* below.




Figure 63. τ_{in} max. versus bypass capacitor

By following the previous rules, the TS4990 can reach near zero pop and click even with high gains such as 20 dB.

Example:

With $R_{in}=22~k\Omega$ and a 20 Hz, -3 dB low cut-off frequency, $C_{in}=361~nF$. So, $C_{in}=390~nF$ with standard value which gives a lower cut-off frequency equal to 18.5 Hz. In this case, $(R_{in}+2k\Omega) \times C_{in}=9.36~ms$. By referring to the previous graph, if $C_b=1~\mu F$ and $V_{CC}=5~V$, we read 20 ms max. This value is twice as high as our current value, thus we can state that pop and click will be reduced to its lowest value.

Minimizing both C_{in} and the gain benefits both the pop phenomenon, and the cost and size of the application.

4.9 Application example: differential input, BTL power amplifier

The schematics in *Figure 64* show how to configure the TS4990 to work in differential input mode. The gain of the amplifier is:

$$G_{VDIFF} = 2\frac{R_2}{R_1}$$

In order to reach the best performance of the differential function, R_1 and R_2 should be matched at 1% max.




Figure 64. Differential input amplifier configuration

The input capacitor C_{in} can be calculated by the following formula using the -3 dB lower frequency required. (F_L is the lower frequency required).

$$C_{in} \approx \frac{1}{2\pi R_1 F_1}$$
 (F)

Note: This formula is true only if:

$$F_{CB} = \frac{1}{2\pi(R_1 + R_2)C_B}$$
 (Hz)

is 5 times lower than F_1 .

Example bill of materials

The bill of materials in *Table 7* is for the example of a differential amplifier with a gain of 2 and a -3 dB lower cut-off frequency of about 80 Hz.

Table 7. Bill of materials for differential input amplifier application

<u> </u>
Functional description
20k / 1%
20k / 1%
100 nF
1 μF
TS4990

TS4990 Package information

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

5.1 Flip-chip package information

Figure 65. Flip-chip pinout (top view)





Figure 66. Marking (top view)




Package information TS4990

Die size: 1.60 x 1.60 mm ±30μm
 Die height (including bumps): 600μm
 Bump diameter: 315μm ±50μm
 Bump diameter before reflow: 300μm ±10μm
 Bump height: 250μm ±40μm
 Die height: 350μm ±20μm
 Pitch: 500μm ±50μm
 Coplanarity: 50μm max

Figure 67. Package mechanical data for 9-bump flip-chip package

Figure 68. Daisy chain mechanical data



The daisy chain sample features two-by-two pin connections. The schematics in *Figure 68* illustrate the way pins connect to each other. This sample is used to test continuity on your board. Your PCB needs to be designed the opposite way, so that pins that are unconnected in the daisy chain sample, are connected on your PCB. If you do this, by simply connecting an Ohmmeter between pin A1 and pin A3, the soldering process continuity can be tested.

TS4990 Package information





Figure 69. TS4990 footprint recommendations





Device orientation

The devices are oriented in the carrier pocket with pin number A1 adjacent to the sprocket holes.

Package information TS4990

5.2 MiniSO-8 package information




Figure 71. MiniSO-8 package mechanical drawing

Table 8. MiniSO-8 package mechanical data

			Dime	nsions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.030	0.033	0.037
b	0.22		0.40	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.80	3.00	3.20	0.11	0.118	0.126
E	4.65	4.90	5.15	0.183	0.193	0.203
E1	2.80	3.00	3.10	0.11	0.118	0.122
е		0.65			0.026	
L	0.40	0.60	0.80	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.010	
k	0°		8°	0°		8°
ccc		_	0.10	_		0.004

TS4990 **Package information**

5.3 **DFN8** package information

Note:

DFN8 exposed pad (E2 x D2) is connected to pin number 7. For enhanced thermal performance, the exposed pad must be soldered to a copper area on the PCB, acting as a heatsink. This copper area can be electrically connected to pin7 or left floating.




Figure 72. DFN8 3x3x0.90 mm package mechanical drawing (pitch 0.5 mm)

Table 9. DFN8 3x3x0.90 mm package mechanical data (pitch 0.5 mm)

			Dimer	nsions		
Ref.		Millimeters			Mils	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.80	0.90	1.00	31.5	35.4	39.4
A1		0.02	0.05		0.8	2.0
A2	0.55	0.65	0.80	217	25.6	31.5
A3		0.20			7.9	
b	0.18	0.25	0.30	7.1	9.8	11.8
D	2.85	3.00	3.15	112.2	118.1	124
D2	2.20		2.70	86.6		106.3
Е	2.85	3.00	3.15	112.2	118.1	124
E2	1.40		1.75	55.1		68.9
е		0.50			19.7	
L	0.30	0.40	0.50	11.8	15.7	19.7
ddd			0.08			3.1

Package information TS4990

SO-8 package information 5.4




Figure 73. SO-8 package mechanical drawing

Table 10. SO-8 package mechanical data

			Dimer	nsions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
С	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
Н	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
е		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	1°		8°	1°		8°
CCC			0.10			0.004



30/33 DocID9309 Rev 14 TS4990 Ordering information

6 Ordering information

Table 11. Order codes

Order code	Temp. range	Package	Packing	Marking
TS4990EIJT ⁽¹⁾		Flip-chip, 9 bumps	Tape & reel	90
TS4990IST	-40°C, +85°C	MiniSO-8	Tape & reel	K990
TS4990IQT	-40 0, +65 0	DFN8	Tape & reel	K990
TS4990IDT		SO-8	Tape & reel	TS4990I

^{1.} Lead-free Flip-chip part number

Revision history TS4990

7 Revision history

Table 12. Document revision history

Date	Revision	Changes
1-Jul-2002	1	First release.
4-Sep-2003	2	Update mechanical data.
1-Oct-2004	3	Order code for back coating on flip-chip.
2-Apr-2005	4	Typography error on page 1: Mini-SO-8 pin connection.
May-2005	5	New marking for assembly code plant.
1-Jul-2005	6	Error on Table 4 on page 5. Parameters in wrong column.
28-Sep-2005	7	Updated mechanical coplanarity data to 50 μm (instead of 60 μm) (see Figure 67 on page 25).
14-Mar-2006	8	SO-8 package inserted in the datasheet.
21-Jul-2006	9	Update of Figure 66 on page 25. Disclaimer update.
11-May-2007	10	Corrected value of PSRR in Table 5 on page 6 from 1 to 61 (typical value). Moved Table 3: Component descriptions to Section 2: Typical application schematics on page 4. Merged daisy chain flip-chip order code table into Table 11: Order codes on page 31.
17-Jan-2008	11	Corrected pitch error in DFN8 package information. Actual pitch is 0.5mm. Updated DFN8 package dimensions to correspond to JEDEC databook definition (in previous versions of datasheet, package dimensions were as in manufacturer's drawing). Corrected error in MiniSO-8 package information (L and L1 values were inverted). Reformatted package information.
21-May-2008	12	Corrected value of output resistance vs. ground in standby mode: removed from Table 2, and added in Table 4, Table 5, and Table 6.
30-Aug-2011	13	Updated DFN8 package (Figure 72) Updated ECOPACK® text in Section 5: Package information
17-Jan-2019	14	Updated Table 11: Order codes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

