



Sample &

Buy








TPA3251D2 SLASE40C – JUNE 2015–REVISED JUNE 2015

TPA3251D2 175-W Stereo, 350-W Mono PurePath™ Ultra-HD Analog-Input Class-D Amplifier

1 Features

- Differential Analog Inputs
- Total Output Power at 10%THD+N
 - 175-W Stereo into 4 Ω in BTL Configuration
 - 220-W Stereo into 3 Ω in BTL Configuration
 - 350-W Mono into 2 Ω in PBTL Configuration
- Total Output Power at 1%THD+N
 - 140-W Stereo into 4 Ω in BTL Configuration
 - 175-W Stereo into 3 Ω in BTL Configuration
 - 285-W Mono into 2 Ω in PBTL Configuration
- Advanced Integrated Feedback Design with Highspeed Gate Driver Error Correction (PurePath[™] Ultra-HD)
 - Signal Bandwidth up to 100 kHz for High Frequency Content From HD Sources
 - Ultra Low 0.005% THD+N at 1 W into 4 Ω and <0.01% THD+N to Clipping
 - 60 dB PSRR (BTL, No Input Signal)
 - <60 μV (A-Weighted) Output Noise
 - >111 dB (A Weighted) SNR
- Multiple Configurations Possible:
 - Stereo, Mono, 2.1 and 4xSE
- Click and Pop Free Startup and Stop
- 90% Efficient Class-D Operation (4 Ω)
- Wide 12-V to 36-V Supply Voltage Operation
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short Circuit Protection) With Error Reporting
- EMI Compliant When Used With Recommended
 System Design



Simplified Schematic

2 Applications

- Blu-ray Disk[™] / DVD Receivers
- High End HTiB Systems
- AV Receivers
- High End Soundbar
- Mini Combo Systems
- Active Speakers and Subwoofers


3 Description

TPA3251D2 is a high performance class-D power amplifier that enables true premium sound quality with class-D efficiency. It features an advanced integrated feedback design and proprietary highspeed gate driver error correction (PurePath™ Ultra-HD). This technology allows ultra low distortion across the audio band and superior audio quality. The device can drive up to 2 x 175 W into 4- Ω load and 2 x 220 W into 3-Ω load and features a 2 VRMS analog input interface that works seamlessly with high performance DACs such as TI's PCM5242. In addition to excellent audio performance, TPA3251D2 achieves both high power efficiency and very low power stage idle losses below 1 W. This is achieved through the use of 60 m Ω MOSFETs and an optimized gate driver scheme that achieves significantly lower idle losses than typical discrete implementations.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TPA3251D2	HTSSOP (44)	6.10mm x 14.00mm				

 $(1)\,$ For all available packages, see the orderable addendum at the end of the datasheet.



Total Harmonic Distortion

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	sion History 2
5	Devi	ce Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spee	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information
	7.5	Electrical Characteristics7
	7.6	Audio Characteristics (BTL) 8
	7.7	Audio Characteristics (SE) 9
	7.8	Audio Characteristics (PBTL) 9
	7.9	Typical Characteristics, BTL Configuration 10
	7.10	Typical Characteristics, SE Configuration 12
	7.11	Typical Characteristics, PBTL Configuration 13
8		meter Measurement Information 14
9	Deta	iled Description 14
	9.1	Overview 14

	9.2	Functional Block Diagrams	15
	9.3	Feature Description	17
	9.4	Device Protection System	17
10	Арр	lication and Implementation	21
	10.1		
	10.2	Typical Applications	21
11	Pow	er Supply Recommendations	27
	11.1		
	11.2	Powering Up	28
	11.3	Powering Down	29
12	Lay	out	29
		Layout Guidelines	
	12.2	Layout Examples	30
13	Dev	ice and Documentation Support	33
	13.1		
	13.2	Community Resources	33
	13.3	Trademarks	33
	13.4	Electrostatic Discharge Caution	33
	13.5	Glossary	33
14	Mec	hanical, Packaging, and Orderable	
		rmation	33

4 Revision History

C	nanges from Revision B (June 2015) to Revision C Page
•	Changed from a one page Product Preview to the full datasheet
C	nanges from Revision A (June 2015) to Revision B Page
•	Changed Features list item From: 80 dB PSRR (BTL, No Input Signal) To: 60 dB PSRR (BTL, No Input Signal 1
•	Changed Features list item From: >112 dB (A Weighted) SNR To: >111 dB (A Weighted) SNR 1
C	nanges from Original (May 2015) to Revision A Page
•	Changed the <i>Features</i> list for <i>Total Output Power at 1%THD+N</i> 1
•	Changed the Features list item Advanced Integrated Feedback Design
•	Changed the Features list item From: <65 µV (A-Weighted) Output Noise To: <60 µV (A-Weighted) Output Noise
•	Changed the Features list for Multiple Configurations Possible:

Changed the Description 1



www.ti.com


5 Device Comparison Table

DEVICE NAME DESCRIPTION			
TAS5630B 300-W Stereo Class-D PurePath™ HD Analog Input Audio Power Amplifier			
TAS5613A	150-W Stereo Class-D PurePath™ HD Analog Input Audio Power Amplifier		
TAS5611A 125-W Stereo Class-D PurePath™ HD Analog Input Audio Power Amplifier			

6 Pin Configuration and Functions

The TPA3251D2 is available in a thermally enhanced TSSOP package.

The package type contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.



TPA3251D2

SLASE40C – JUNE 2015 – REVISED JUNE 2015

www.ti.com

NSTRUMENTS

Texas

NAME	NO.	I/O	DESCRIPTION
AVDD	14	Р	Internal voltage regulator, analog section
BST_A	44	Р	HS bootstrap supply (BST), external 0.033 µF capacitor to OUT_A required.
BST_B	43	Р	HS bootstrap supply (BST), external 0.033 µF capacitor to OUT_B required.
BST_C	24	Р	HS bootstrap supply (BST), external 0.033 µF capacitor to OUT_C required.
BST_D	23	Р	HS bootstrap supply (BST), external 0.033 µF capacitor to OUT_D required.
CLIP_OTW	21	0	Clipping warning and Over-temperature warning; open drain; active low
C_START	15	0	Startup ramp, requires a charging capacitor to GND
DVDD	11	Р	Internal voltage regulator, digital section
FAULT	19	0	Shutdown signal, open drain; active low
FREQ_ADJ	8	0	Oscillator freqency programming pin
GND	12, 13, 25, 26, 33, 34, 41, 42	Р	Ground
GVDD_AB	1	Р	Gate-drive voltage supply; AB-side, requires 0.1 µF capacitor to GND
GVDD_CD	22	Р	Gate-drive voltage supply; CD-side, requires 0.1 µF capacitor to GND
INPUT_A	5	I	Input signal for half bridge A
INPUT_B	6	I	Input signal for half bridge B
INPUT_C	16	I	Input signal for half bridge C
INPUT_D	17	I	Input signal for half bridge D
M1	3	I	Mode selection 1 (LSB)
M2	4	I	Mode selection 2 (MSB)
OC_ADJ	7	I/O	Over-Current threshold programming pin
OSC_IOM	9	I/O	Oscillator synchronization interface
OSC_IOP	10	0	Oscillator synchronization interface
OUT_A	39, 40	0	Output, half bridge A
OUT_B	35	0	Output, half bridge B
OUT_C	32	0	Output, half bridge C
OUT_D	27, 28	0	Output, half bridge D
PVDD_AB	36, 37, 38	Р	PVDD supply for half-bridge A and B
PVDD_CD	29, 30, 31	Р	PVDD supply for half-bridge C and D
RESET	18	I	Device reset Input; active low
VDD	2	Р	Power supply for internal voltage regulator requires a 10-µF capacitor with a 0.1-µF capacitor to GND for decoupling.
VBG	20	Р	Internal voltage reference requires a 0.1-µF capacitor to GND for decoupling.
PowerPad™		Р	Ground, connect to grounded heat sink

Table 1. Mode Selection Pins

MOD	E PINS	INPUT MODE	OUTPUT	DESCRIPTION	
M2	M1		CONFIGURATION		
0	0	2N + 1	2 × BTL	Stereo BTL output configuration	
0	1	2N/1N + 1	1 x BTL + 2 x SE	2.1 BTL + SE mode	
1	0	2N + 1	1 x PBTL	Parallelled BTL configuration. Connect INPUT_C and INPUT_D to GND.	
1	1	1N +1	4 x SE	Single ended output configuration	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	BST_X to GVDD_X ⁽²⁾	-0.3	50	V
	VDD to GND	-0.3	13.2	V
	GVDD_X to GND ⁽²⁾	-0.3	13.2	V
Supply voltage	PVDD_X to GND ⁽²⁾	-0.3	50	V
	DVDD to GND	-0.3	4.2	V
	AVDD to GND	-0.3	8.5	V
	VBG to GND	-0.3	4.2	V
	OUT_X to GND ⁽²⁾	-0.3	50	V
	BST_X to GND ⁽²⁾	-0.3	62.5	V
	OC_ADJ, M1, M2, OSC_IOP, OSC_IOM, FREQ_ADJ, C_START, to GND	-0.3	4.2	V
Interface pins	RESET, FAULT, CLIP_OTW, CLIP to GND	-0.3	4.2	V
	INPUT_X to GND	-0.3	7	V
	Continuous sink current, RESET, FAULT, CLIP_OTW, CLIP, RESET to GND		9	mA
TJ	Operating junction temperature range	0	150	°C
T _{stg}	Storage temperature range	-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

7.2 ESD Ratings

			VALUE	UNIT
N/	Flastrastatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins $^{\left(1\right) }$	±2000	V
V _{ESD}	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

TPA3251D2

ISTRUMENTS

EXAS

www.ti.com

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage	12	36	38	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	V
R _L (BTL)			2.7	4		
R _L (SE)	Load impedance	Output filter inductance within recommended value range	1.5	3		Ω
R _L (PBTL)			1.6	2		
L _{OUT} (BTL)			5			
L _{OUT} (SE)	Output filter inductance	Minimum output inductance at I _{OC}	5			μH
L _{OUT} (PBTL)			5			
	PWM frame rate selectable for AM interference avoidance; 1% Resistor tolerance	Nominal	575	600	625	kHz
F _{PWM}		AM1	475	500	525	
		AM2	430	450	470	
	PWM frame rate programming resistor	Nominal; Master mode	9.9	10	10.1	
R _(FREQ_ADJ)		AM1; Master mode	19.8	20	20.2	kΩ
,		AM2; Master mode	29.7	30	30.3	
C _{PVDD}	PVDD close decoupling capacitors			1.0		μF
R _{OC}	Over-current programming resistor	Resistor tolerance = 5%	22		30	kΩ
R _{OC(LATCHED)}	Over-current programming resistor	Resistor tolerance = 5%	47		64	kΩ
V _(FREQ_ADJ)	Voltage on FREQ_ADJ pin for slave mode operation	Slave mode		3.3		V
TJ	Junction temperature	·	0		125	°C

7.4 Thermal Information

		TPA3	251D2	
THERMAL METRIC ⁽¹⁾ R _{0JA} Junction-to-ambient thermal resistance R _{0JC(top)} Junction-to-case (top) thermal resistance R _{0JB} Junction-to-board thermal resistance ψ _{JT} Junction-to-top characterization parameter ψ _{JB} Junction-to-board characterization parameter	DDV 44-PIN			
	THERMAL METRIC ⁽¹⁾	JEDEC STANDARD 4 LAYER PCB	FIXED 85°C HEATSINK TEMPERATURE ⁽²⁾	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	50.7	2.5 ⁽²⁾	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.36	0.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	24.4	n/a	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.19	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	24.2	n/a	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (1) Thermal data are obtained with 85°C heat sink temperature using thermal compound with 0.7W/mK thermal conductivity and 2mil thickness. In this model heat sink temperature is considered to be the ambient temperature and only path for dissipation is to the (2)

heatsink.



7.5 Electrical Characteristics

 $PVDD_X = 36 V, GVDD_X = 12 V, VDD = 12 V, T_C$ (Case temperature) = 75°C, f_S = 600 kHz, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTA	GE REGULATOR AND CURRENT CONSUMPT					
DVDD	Voltage regulator, only used as reference node	VDD = 12 V	3	3.3	3.6	V
AVDD	Voltage regulator, only used as reference node	VDD = 12 V		7.8		V
		Operating, 50% duty cycle		40		
I _{VDD}	VDD supply current	Idle, reset mode		13		mA
I	Gate-supply current per full-bridge	50% duty cycle		25		mA
IGVDD_X	Gate-supply current per run-bhoge	Reset mode		3		IIIA
	PVDD idle current per full bridge	50% duty cycle with recommended output filter		12.5		mA
I _{PVDD_X}	T VDD fole current per full bildge	Reset mode, No switching		1		mA
ANALOG INPUTS						
R _{IN}	Input resistance			24		kΩ
V _{IN}	Maximum input voltage swing				7	V
I _{IN}	Maximum input current				1	mA
G	Inverting voltage Gain	V _{OUT} /V _{IN}		20		dB
OSCILLATOR						
	Nominal, Master Mode		3.45	3.6	3.75	
f _{OSC(IO+)}	AM1, Master Mode	F _{PWM} × 6 2.85 3 2.58 2.7	2.85	3	3.15	MHz
	AM2, Master Mode		2.7	2.82		
V _{IH}	High level input voltage		1.86			V
V _{IL}	Low level input voltage				1.45	V
OUTPUT-STAGE M	OSFETs					
	Drain-to-source resistance, low side (LS)	$T_{J} = 25^{\circ}C$, Includes metallization resistance,		60	100	mΩ
R _{DS(on)}	Drain-to-source resistance, high side (HS)	GVDD = 12 V		60	100	mΩ
I/O PROTECTION	•					
V _{uvp,VDD,GVDD}	Undervoltage protection limit, GVDD_x and VDD			9.5		V
$V_{uvp,VDD,\ GVDD,hyst} \ ^{(1)}$				0.6	-	V
OTW	Overtemperature warning, CLIP_OTW ⁽¹⁾		115	125	135	°C
OTW _{hyst} ⁽¹⁾	Temperature drop needed below OTW temperature for CLIP_OTW to be inactive after OTW event.			25		°C
OTE ⁽¹⁾	Overtemperature error		145	155	165	°C
OTE-OTW _(differential)	OTE-OTW differential			30		°C
OTE _{hyst} ⁽¹⁾	A reset needs to occur for FAULT to be released following an OTE event			25		°C
OLPC	Overload protection counter	f _{PWM} = 600 kHz		1.7		ms
I _{OC}	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1 Ω load, R _{OCP} = 22 k Ω		14		А
I _{OC(LATCHED)}	Overcurrent limit protection	Resistor – programmable, peak current in 1 Ω load, R_{OCP} = 47k Ω		14		А
I _{DCspkr}	DC Speaker Protection Current Threshold	BTL current imbalance threshold		1.5		Α
	Overcurrent response time	Time from switching transition to flip-state induced		150		ns
I _{OCT}	Overcurrent response time	by overcurrent.				

(1) Specified by design.

Electrical Characteristics (continued)

PVDD_X = 36 V, GVDD_X = 12 V, VDD = 12 V, T_C (Case temperature) = 75°C, f_S = 600 kHz, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC DIGITAL S	STATIC DIGITAL SPECIFICATIONS					
VIH	High level input voltage	M1, M2, OSC_IOP, OSC_IOM, RESET				V
VIL	Low level input voltage				0.8	V
l _{ikg}	Input leakage current				100	μA
OTW/SHUTDOWN	(FAULT)					
R _{INT_PU}	Internal pullup resistance, CLIP_OTW to DVDD, FAULT to DVDD		20	26	32	kΩ
V _{OH}	High level output voltage	Internal pullup resistor	3	3.3	3.6	V
V _{OL}	Low level output voltage	I _O = 4 mA		200	500	mV
Device fanout	CLIP_OTW, FAULT	No external pullup		30		devices

7.6 Audio Characteristics (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
F		$R_L = 3 \Omega$, 10% THD+N	220		
_	Dower output per channel	$R_L = 4 \Omega$, 10% THD+N			w
Po	Power output per channel	R _L = 3 Ω, 1% THD+N			vv
		R _L = 4 Ω, 1% THD+N	140		
THD+N	Total harmonic distortion + noise	1 W	0.005%		
V _n	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded	60		μV
V _{OS}	Output offset voltage	Inputs AC coupled to GND	20	60	mV
SNR	Signal-to-noise ratio ⁽¹⁾		111		dB
DNR	Dynamic range		115		dB
P _{idle}	Power dissipation due to Idle losses (I _{PVDD_X})	$P_O = 0, 4$ channels switching ⁽²⁾	1		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses also are affected by core losses of output inductors.



7.7 Audio Characteristics (SE)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 2 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 15 μ H, C_{DEM} = 1 μ F, MODE = 11, AES17 + AUX-0025 measurement filters, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		R _L = 2 Ω, 10% THD+N	84	
		$R_L = 3 \Omega$, 10% THD+N	60	
D	Dower output ner channel	$R_L = 4 \Omega$, 10% THD+N	47	w
Po	Power output per channel	$R_L = 2 \Omega$, 1% THD+N	67	vv
		$R_L = 3 \Omega$, 1% THD+N	48	
		$R_L = 4 \Omega$, 1% THD+N	37	
THD+N	Total harmonic distortion + noise	1 W	0.015%	
V _n	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded	115	μV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted	100	dB
DNR	Dynamic range	A-weighted	101	dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	$P_{O} = 0, 4$ channels switching ⁽²⁾	0.5	W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

7.8 Audio Characteristics (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 2 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, MODE = 10, AES17 + AUX-0025 measurement filters, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		R _L = 2 Ω, 10% THD+N	355	
		$R_L = 3 \Omega$, 10% THD+N	250	
D	Dower output per channel	$R_L = 4 \Omega$, 10% THD+N	195	w
Po	Power output per channel	R _L = 2 Ω, 1% THD+N	285	vv
		R _L = 3 Ω, 1% THD+N	200	
		R _L = 4 Ω, 1% THD+N	155	
THD+N	Total harmonic distortion + noise	1 W	0.05%	
V _n	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded	62	μV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted	111	dB
DNR	Dynamic range	A-weighted	111	dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	$P_O = 0, 4$ channels switching ⁽²⁾	1	W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.


TEXAS INSTRUMENTS

www.ti.com

TPA3251D2 SLASE40C – JUNE 2015 – REVISED JUNE 2015

7.9 Typical Characteristics, BTL Configuration


All Measurements taken at audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.





Typical Characteristics, BTL Configuration (continued)

All Measurements taken at audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 4 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, mode = 00, AES17 + AUX-0025 measurement filters, unless otherwise noted.



TEXAS INSTRUMENTS


www.ti.com

TPA3251D2

SLASE40C – JUNE 2015 – REVISED JUNE 2015

7.10 Typical Characteristics, SE Configuration

All Measurements taken at audio frequency = 1 kHz, PVDD_X = 36 V, GVDD_X = 12 V, R_L = 3 Ω , f_S = 600 kHz, R_{OC} = 22 k Ω , T_C = 75°C, Output Filter: L_{DEM} = 15 μ H, C_{DEM} = 680 nF, MODE = 11, AES17 + AUX-0025 measurement filters, unless otherwise noted.




Copyright © 2015, Texas Instruments Incorporated



7.11 Typical Characteristics, PBTL Configuration

All Measurements taken at audio frequency = 1kHz, PVDD_X = 36V, GVDD_X = 12V, R_L = 2 Ω , f_S = 600 kHz, R_{OC} = 22k Ω , T_C = 75°C, Output Filter: L_{DEM} = 10 μ H, C_{DEM} = 1 μ F, MODE = 10, AES17 + AUX-0025 measurement filters, unless otherwise noted.



8 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Recommended Operating Conditions*, *Typical Characteristics*, *BTL Configuration*, *Typical Characteristics*, *SE Configuration* and *Typical Characteristics*, *PBTL Configuration* sections.

Most audio analyzers will not give correct readings of Class-D amplifiers' performance due to their sensitivity to out of band noise present at the amplifier output. AES-17 + AUX-0025 pre-analyzer filters are recommended to use for Class-D amplifier measurements. In absence of such filters, a 30-kHz low-pass filter (10 Ω + 47 nF) can be used to reduce the out of band noise remaining on the amplifier outputs.

9 Detailed Description

9.1 Overview

To facilitate system design, the TPA3251D2 needs only a 12-V supply in addition to the (typical) 36-V powerstage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry, AVDD and DVDD. Additionally, all circuitry requiring a floating voltage supply, that is, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

The audio signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST_X). Power-stage supply pins (PVDD_X) and gate drive supply pins (GVDD_X) are separate for each full bridge. Although supplied from the same 12-V source, separating to GVDD_AB, GVDD_CD, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details) is recommended. These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see reference board documentation for additional information).


For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD_X) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. It is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each full-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X node is decoupled with $1-\mu$ F ceramic capacitor placed as close as possible to the supply pins. It is recommended to follow the PCB layout of the TPA3251D2 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 36-V powerstage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit, but it is recommended to release RESET after the power supply is settled for minimum turn on audible artefacts. Moreover, the TPA3251D2 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are noncritical within the specified range (see the *Recommended Operating Conditions* table of this data sheet).




9.2 Functional Block Diagrams




TEXAS INSTRUMENTS

www.ti.com

Functional Block Diagrams (continued)



*NOTE1: Logic AND in or outside microcontroller





9.3 Feature Description

9.3.1 Error Reporting

The FAULT, and CLIP_OTW, pins are active-low, open-drain outputs. The function is for protection-mode signaling to a system-control device.

Any fault resulting in device shutdown is signaled by the FAULT pin going low. Also, CLIP_OTW goes low when the device junction temperature exceeds 125°C (see Table 2).

FAULT	CLIP_OTW	DESCRIPTION
0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP) Junction temperature higher than 125°C (overtemperature warning)
0	0	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 125°C (overtemperature warning)
0	1	Overload (OLP) or undervoltage (UVP). Junction temperature lower than 125°C
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Table 2. Error Reporting

Note that asserting either RESET low forces the FAULT signal high, independent of faults being present. TI recommends monitoring the CLIP_OTW signal using the system microcontroller and responding to an overtemperature warning signal by, that is, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both FAULT and CLIP_OTW outputs.

9.4 Device Protection System

The TPA3251D2 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TPA3251D2 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the FAULT pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased.

The device will function on errors, as shown in Table 3.

BTL	MODE	PBTL	MODE	SE	MODE	
LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF	
A	A+B	А		А	A+B	
В	A+D	В		В	A+D	
С		С	A+B+C+D	С		
D	C+D	D		D	C+D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective halfbridge (non-latching, does not assert FAULT).

9.4.1 Overload and Short Circuit Current Protection


TPA3251D2 has fast reacting current sensors with a programmable trip threshold (OC threshold) on all high-side and low-side FETs. To prevent output current to increase beyond the programmed threshold, TPA3251D2 has the option of either limiting the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) or to perform an immediate shutdown of the output in case of excess output current (Latching Shutdown). CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of real speaker's load impedance, and allows the output current to be limited to a maximum programmed TPA3251D2 SLASE40C – JUNE 2015–REVISED JUNE 2015

www.ti.com


NSTRUMENTS

ÈXAS

level. If the maximum output current persists, i.e. the power stage being overloaded with too low load impedance, the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi- Z) state until a RESET cycle is initiated. CB3C works individually for each half bridge output. If an over current event is triggered, CB3C performs a state flip of the half bridge output that is cleared upon beginning of next PWM frame.



During CB3C an over load counter increments for each over current event and decrease for each non-over current PWM cycle. This allows full amplitude transients into a low speaker impedance without a shutdown protection action. In the event of a short circuit condition, the over current protection limits the output current by the CB3C operation and eventually shut down the affected output if the overload counter reaches its maximum value. If a latched OC operation is required such that the device shuts down the affected output immediately upon first detected over current event, this protection mode should be selected. The over current threshold and mode (CB3C or Latched OC) is programmed by the OC_ADJ resistor value. The OC_ADJ resistor needs to be within its intentional value range for either CB3C operation or Latched OC operation.





OC_ADJ values outside specified value range for either CB3C or latched OC operation will result in minimum OC threshold.

OC_ADJ Resistor Value	Protection Mode	OC Threshold
22kΩ	CB3C	16.3A
24kΩ	CB3C	15.1A
27kΩ	CB3C	13.5A
30kΩ	CB3C	12.3A
47kΩ	Latched OC	16.3A
51kΩ	Latched OC	15.1A
56kΩ	Latched OC	13.5A
64kΩ	Latched OC	12.3A

Table 4. Device Protection

9.4.2 DC Speaker Protection

The output DC protection scheme protects a connected speaker from excess DC current caused by a speaker wire accidentally shorted to chassis ground. Such a short circuit results in a DC voltage of PVDD/2 across the speaker, which potentially can result in destructive current levels. The output DC protection detects any unbalance of the output and input current of a BTL output, and in the event of the unbalance exceeding a programmed threshold, the overload counter increments until its maximum value and the affected output channel is shut down. DC Speaker Protection is disabled in PBTL and SE mode operation.

9.4.3 Pin-to-Pin Short Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup i.e. when VDD is supplied, consequently a short to either GND_X or PVDD_X after system startup does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT_X to GND_X, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is < 15ms/µF. While the PPSC detection is in progress, FAULT is kept low, and the device will not react to changes applied to the RESET pin. If no shorts are present the PPSC detection passes, and FAULT is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system it is recommended not to insert a resistive load to GND_X or PVDD_X.

9.4.4 Overtemperature Protection OTW and OTE

<u>TPA3251D2</u> has a two-level temperature-protection system that asserts an active-low warning signal (CLIP_OTW) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is <u>put into</u> thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and FAULT being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

9.4.5 Undervoltage Protection (UVP) and Power-on Reset (POR)

The UVP and POR circuits of the TPA3251D2 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach stated in the *Electrical Characteristics* table. Although GVDD_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

TPA3251D2

SLASE40C – JUNE 2015 – REVISED JUNE 2015



9.4.6 Fault Handling

If a fault situation occurs while in operation, the device acts accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to be shut down, and will assert FAULT low. A global fault is a latching fault and clearing FAULT and restart operation requires resetting the device by toggling RESET. Toggling RESET should never be allowed with excessive system temperature, so it is advised to monitor RESET by a system microcontroller and only allow releasing RESET (RESET high) if the OTW signal is cleared (high). A channel fault results in shutdown of the PWM activity of the affected channel(s). Note that asserting RESET low forces the FAULT signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system micro controller and responding to an over temperature warning signal by, that is, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

Fault/Event	Fault/Event Description	Global or Channel	Reporting Method	Latched/Self Clearing	Action needed to Clear	Output FETs
PVDD_X UVP						
VDD UVP	Voltage Fault	Global	FAULT pin	Self Clearing	Increase affected supply voltage	HI-Z
AVDD UVP					supply relage	
POR (DVDD UVP)	Power On Reset	Global	FAULT pin	Self Clearing	Allow DVDD to rise	HI-Z
BST_X UVP	Voltage Fault	Channel (Half Bridge)	None	Self Clearing	Allow BST cap to recharge (lowside ON, VDD 12V)	HighSide off
отw	Thermal Warning	Global	OTW pin	Self Clearing	Cool below OTW threshold	Normal operation
OTE	Thermal Shutdown	Global	FAULT pin	Latched	Toggle RESET	HI-Z
OLP (CB3C>1.7ms)	OC Shutdown	Channel	FAULT pin	Latched	Toggle RESET	HI-Z
Latched OC (47kΩ <roc_adj<68 kΩ)</roc_adj<68 	OC Shutdown	Channel	FAULT pin	Latched	Toggle RESET	HI-Z
CB3C (22kΩ <roc_adj<30 kΩ)</roc_adj<30 	OC Limiting	Channel	None	Self Clearing	Reduce signal level or remove short	Flip state, cycle by cycle at fs/3
Stuck at Fault ⁽¹⁾	No OSC_IO activity in Slave Mode	Global	None	Self Clearing	Resume OSC_IO activity	HI-Z

Table 5. Error Reporting

(1) Stuck at Fault occurs when input OSC_IO input signal frequency drops below minimum frequency given in the *Electrical Characteristics* table of this data sheet.

9.4.7 Device Reset

Asserting RESET low initiates the device ramp down. The output FETs go into a Hi-Z state after the ramp down is complete. Output pull downs are active both in SE mode and BTL mode with RESET low.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs.

Asserting reset input low removes any fault information to be signaled on the FAULT output, that is, FAULT is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of FAULT.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

TPA3251D2 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.

10.2 Typical Applications

10.2.1 Stereo BTL Application




Figure 25. Typical Differential Input BTL Application



Typical Applications (continued)

10.2.1.1 Design Requirements

For this design example, use the parameters in Table 6.

Table 6. Design Requirements, BTL Application				
DESIGN PARAMETER	EXAMPLE			
Low Power (Pull-up) Supply	3.3 V			
Mid Power Supply 12 V	12 V			
High Power Supply	12 - 36 V			
Mode Selection	M2 = L			
	M1 = L			
	INPUT_A = ±3.9 V (peak, max)			
Analog Inputa	$INPUT_B = \pm 3.9V$ (peak, max)			
Analog Inputs	INPUT_C = ±3.9 V (peak, max)			
	INPUT_D = ±3.9 V (peak, max)			
Output Filters	Inductor-Capacitor Low Pass FIlter (10 μH + 1 μF)			
Speaker Impedance	3-8 Ω			

10.2.1.2 Detailed Design Procedures

A rising-edge transition on reset input allows the device to execute the startup sequence and starts switching.

The CLIP signal is indicating that the output is approaching clipping. The signal can be used to either an audio volume decrease or intelligent power supply nominally operating at a low rail adjusting to a higher supply rail.

The device is inverting the audio signal from input to output.

The DVDD and AVDD pins are not recommended to be used as a voltage sources for external circuitry.

10.2.1.2.1 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 1µF that is placed on the power supply to each full-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50 V is required for use with a 36V power supply.

10.2.1.2.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, 1000 μ F, 50 V supports most applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

10.2.1.2.3 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 µm) copper is recommended for use with the TPA3251D2. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.



10.2.1.2.4 Oscillator

The oscillator frequency can be trimmed by external control of the FREQ ADJ pin.

To reduce interference problems while using radio receiver tuned within the AM band, the switching frequency can be changed from nominal to lower values. These values should be chosen such that the nominal and the lower value switching frequencies together results in the fewest cases of interference throughout the AM band. The oscillator frequency can be selected by the value of the FREQ_ADJ resistor connected to GND in master mode according to the description in the Recommended Operating Conditions table.

For slave mode operation, turn off the oscillator by pulling the FREQ_ADJ pin to DVDD. This configures the OSC_I/O pins as inputs to be slaved from an external differential clock. In a master/slave system inter channel delay is automatically setup between the switching of the audio channels, which can be illustrated by no idle channels switching at the same time. This will not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply to optimize audio performance and to get better operating conditions for the power supply. The inter channel delay will be setup for a slave device depending on the polarity of the OSC_I/O connection such that a slave mode 1 is selected by connecting the master device OSC_I/O to the slave 1 device OSC_I/O with same polarity (+ to + and - to -), and slave mode 2 is selected with the inverse polarity (+ to - and - to +).

10.2.2 Application Curves

Relevant performance plots for TPA3251D2 in BTL configuration are shown in *Typical Characteristics, BTL Configuration*

•
FIGURE NUMBER
Figure 1
Figure 2
Figure 3
Figure 4
Figure 6
Figure 6
Figure 7
Figure 8
Figure 9

Table 7. Relevant Performance Plots, BTL Configuration

24 Submit Documentation Feedback

10.2.3 Typical Application, Single Ended (1N) SE

TPA3251D2 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.




Figure 26. Typical Single Ended (1N) SE Application

10.2.3.1 Design Requirements

Refer to Stereo BTL Application for the Design Requirements.

DESIGN PARAMETER	EXAMPLE				
Low Power (Pull-up) Supply	3.3 V				
Mid Power Supply 1 2V	12 V				
High Power Supply	12 - 36 V				
Mada Calastian	M2 = H				
Mode Selection	M1 = H				
	INPUT_A = ±3.9 V (peak, max)				
	INPUT_B = ±3.9 V (peak, max)				
Analog Inputs	INPUT_C = ±3.9 V (peak, max)				
	INPUT_D = ±3.9 V (peak, max)				
Output Filters	Inductor-Capacitor Low Pass FIlter (15 µH + 680 nF)				
Speaker Impedance	2 - 8 Ω				

10.2.3.2 Detailed Design Procedures

Refer to Stereo BTL Application for the Detailed Design Procedures.

Copyright © 2015, Texas Instruments Incorporated



10.2.3.3 Application Curves

Relevant performance plots for TPA3251D2 in PBTL configuration are shown in *Typical Characteristics, SE Configuration*

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion+Noise vs Output Power	Figure 10
Total Harmonic Distortion+Noise vs Frequency	Figure 11
Total Harmonic Distortion+Noise vs Frequency, 80kHz analyzer BW	Figure 12
Output Power vs Supply Voltage, 10% THD+N	Figure 13
Output Power vs Supply Voltage, 1% THD+N	Figure 14
Output Power vs Case Temperature	Figure 15

Table 9. Relevant Performance Plots, SE Configuration

10.2.4 Typical Application, Differential (2N) PBTL

TPA3251D2 can be configured either in stereo BTL mode, 4 channel SE mode, mono PBTL mode, or in 2.1 mixed 1x BTL + 2x SE mode depending on output power conditions and system design.




Figure 27. Typical Differential (2N) PBTL Application

10.2.4.1 Design Requirements

Refer to Stereo BTL Application for the Design Requirements.

EXAMPLE							
3.3 V							
12 V							
12 - 36 V							
M2 = H							
M1 = L							
INPUT_A = ±3.9V (peak, max)							
INPUT_B = ±3.9V (peak, max)							
INPUT_C = Grounded							
INPUT_D = Grounded							
Inductor-Capacitor Low Pass FIlter (10 μH + 1 μF)							
2 - 4 Ω							

Table 10. Design Requirements, PBTL Application

10.2.4.2 Detailed Design Procedures

Refer to *Stereo BTL Application* for the Detailed Design Procedures.



10.2.4.3 Application Curves

Relevant performance plots for TPA3251D2 in PBTL configuration are shown in *Typical Characteristics, PBTL Configuration*

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion+Noise vs Output Power	Figure 16
Total Harmonic Distortion+Noise vs Frequency	Figure 17
Total Harmonic Distortion+Noise vs Frequency, 80kHz analyzer BW	Figure 18
Output Power vs Supply Voltage, 10% THD+N	Figure 19
Output Power vs Supply Voltage, 1% THD+N	Figure 20
Output Power vs Case Temperature	Figure 21

Table 11.	Relevant	Performance	Plots,	PBTL	Configuration
-----------	----------	-------------	--------	------	---------------

11 Power Supply Recommendations

11.1 Power Supplies

The TPA3251D2 device requires two external power supplies for proper operation. A high-voltage supply called PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one mid-voltage power supply for GVDD_X and VDD is required to power the gate-drive and other internal digital and analog portions of the device. The allowable voltage range for both the PVDD and the GVDD_X/VDD supplies are listed in the *Recommended Operating Conditions* table. Ensure both the PVDD and the GVDD_X/VDD supplies can deliver more current than listed in the *Electrical Characteristics* table.

11.1.1 VDD Supply

The VDD supply required from the system is used to power several portions of the device. It provides power to internal regulators DVDD and AVDD that are used to power digital and analog sections of the device, respectively. Proper connection, routing, and decoupling techniques are highlighted in the TPA3251D2 device EVM User's Guide SLVUAG8 (as well as the *Application Information* section and *Layout Examples* section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3251D2 device EVM User's Guide, which followed the same techniques as those shown in the *Application Information* section, may result in reduced performance, errant functionality, or even damage to the TPA3251D2 device. Some portions of the device also require a separate power supply which is a lower voltage than the VDD supply. To simplify the power supply requirements for the system, the TPA3251D2 device includes integrated low-dropout (LDO) linear regulators to create these supplies. These linear regulators are internally connected to the VDD supply and their outputs are presented on AVDD and DVDD pins, providing a connection point for an external bypass capacitors. It is important to note that the linear regulators integrated in the device have only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on these pins could cause the voltage to sag and increase noise injection, which negatively affects the performance and operation of the device.

11.1.2 GVDD_X Supply

The GVDD_X supply required from the system is used to power the gate-drives for the output H-bridges. Proper connection, routing, and decoupling techniques are highlighted in the TPA3251D2 device EVM User's Guide SLVUAG8 (as well as the *Application Information* section and *Layout Examples* section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3251D2 device EVM User's Guide, which followed the same techniques as those shown in the *Application Information* section, may result in reduced performance, errant functionality, or even damage to the TPA3251D2 device.




Power Supplies (continued)

11.1.3 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TPA3251D2 device EVM User's Guide SLVUAG8 (as well as the *Application Information* section and *Layout Examples* section) and must be followed as closely as possible for proper operation and performance. Due the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TPA3251D2 device EVM User's Guide, can results in voltage spikes which can damage the device, or cause poor audio performance and device shutdown faults.

11.2 Powering Up

The TPA3251D2 does not require a power-up sequence, but it is recommended to hold **RESET** low minimum 400ms after PVDD supply voltage is turned ON. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* table of this data sheet). This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output as well as initiating a controlled ramp up sequence of the output voltage.







Powering Up (continued)

When RESET is released to turn on TPA3251D2, FAULT signal will turn low and AVDD voltage regulator will be enabled. FAULT will stay low until AVDD reaches the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). After a precharge time to stabilize the DC voltage across the input AC coupling capacitors, before the ramp up sequence starts.

11.3 Powering Down

The TPA3251D2 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks by initiating a controlled ramp down sequence of the output voltage.

12 Layout

12.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input should be kept short and together with the accompanied audio source ground.
- The small bypass capacitors on the PVDD lines of the DUT be placed as close the PVDD pins as possible.
- A local ground area underneath the device is important to keep solid to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TPA3251D2 device, unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads.
- Avoid placing other heat producing components or structures near the TPA3251D2 device.
- Avoid cutting off the flow of heat from the TPA3251D2 device to the surrounding ground areas with traces or via strings, especially on output side of device.

Netlist for this printed circuit board is generated from the schematic in Figure 29.


TPA3251D2 SLASE40C – JUNE 2015–REVISED JUNE 2015



www.ti.com

12.2 Layout Examples

12.2.1 BTL Application Printed Circuit Board Layout Example




- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1**: PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. Note T3: Heat sink needs to have a good connection to PCB ground.

Figure 29. BTL Application Printed Circuit Board - Composite



Layout Examples (continued)

12.2.2 SE Application Printed Circuit Board Layout Example




- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1**: PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. Note T3: Heat sink needs to have a good connection to PCB ground.

Figure 30. SE Application Printed Circuit Board - Composite



Layout Examples (continued)

12.2.3 PBTL Application Printed Circuit Board Layout Example



- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1**: PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. ote T3: Heat sink needs to have a good connection to PCB ground.

Figure 31. PBTL Application Printed Circuit Board - Composite



13 Device and Documentation Support

13.1 Documentation Support

TPA3251D2EVM User's Guide, SLVUAG8

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

PurePath, E2E are trademarks of Texas Instruments. Blu-ray Disk is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Jul-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3251D2DDV	ACTIVE	HTSSOP	DDV	44	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	3251	Samples
TPA3251D2DDVR	ACTIVE	HTSSOP	DDV	44	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	3251	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



3-Jul-2015


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





B0

A0

K0

P1

w

Pin1

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Reel	1.
	Reel r Width

	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TPA3251D2DDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


10-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3251D2DDVR	HTSSOP	DDV	44	2000	367.0	367.0	45.0

DDV (R-PDSO-G44) PowerPAD[™] PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.

- c. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated