RAD-TOLERANT CLASS V, HIGH-SPEED PWM CONTROLLER

Check for Samples: UC1825-SP

FEATURES

- **QML-V Qualified, SMD 5962-87681**
- **Rad-Tolerant: 30 kRad (Si) TID** [1]
- **Compatible With Voltage- or Current-Mode Topologies**
- **Practical Operation Switching Frequencies to 1 MHz**
- **50-ns Propagation Delay-to-Output**
- **High-Current Dual Totem Pole Outputs (1.5 A Peak)**
- **Wide Bandwidth Error Amplifier**
- **Fully Latched Logic With Double-Pulse Suppression**
- **Pulse-by-Pulse Current Limiting**
- **Soft Start/Maximum Duty-Cycle Control**
- **Undervoltage Lockout With Hysteresis**
- **Low Start-Up Current (1.1 mA)**

[1] Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.

DESCRIPTION

The UC1825 PWM control device is optimized for high-frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either current-mode or voltage mode systems with the capability for input voltage feed-forward.

Protection circuitry includes a current limit comparator with a 1-V threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty-cycle clamp. The logic is fully latched to provide jitter-free operation and prohibit multiple pulses at an output. An undervoltage lockout section with 800 mV of hysteresis assures low start up current. During undervoltage lockout, the outputs are high impedance.

This device features totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.

Figure 1. BLOCK DIAGRAM

VDG−92032−2

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION[1]

T$_A$	PACKAGE[2]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
−55°C to 125°C	CDIP – J	5962-8768104VEA	UC1825J-SP
	LCCC – FK	5962-8768104V2A	UC1825FK-SP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Product Folder Link(s): *UC1825-SP*

**J PACKAGE
(TOP VIEW)**

INV	1	16 V_{REF} 5.1 V
NI	2	15 V_{CC}
E/A Out	3	14 Out B
Clock	4	13 V_C
R_T	5	12 Pwr Gnd
C_T	6	11 Out A
Ramp	7	10 Gnd
Soft Start	8	9 ILIM/SD

**FK PACKAGE
(TOP VIEW)**

TERMINAL FUNCTIONS

NAME	NO.		I/O	DESCRIPTION
	J	FK		
Clock	4	5	O	Output of the internal oscillator
C_T	6	8	I	Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should be connected to the device ground using minimal trace length.
E/A Out	3	4	O	Output of the error amplifier for compensation
Gnd	10	13	-	Analog ground return pin
ILIM/SD	9	12	I	Input to the current limit comparator and the shutdown comparator
INV	1	2	I	Inverting input to the error amplifier
NC		1, 6, 11, 16	-	No connection
NI	2	3	I	Non-inverting input to the error amplifier
Out A	11	14	O	High-current totem pole output A of the on-chip drive stage
Out B	14	18	O	High-current totem pole output B of the on-chip drive stage
Pwr Gnd	12	15	-	Ground return pin for the output driver stage
Ramp	7	9	I	Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode operation this serves as the input voltage feed-forward function by using the CT ramp. In peak current mode operation, this serves as the slope compensation input.
R_T	5	7	I	Timing resistor connection pin for oscillator frequency programming
Soft Start	8	10	I	Soft-start input pin which also doubles as the maximum duty cycle clamp
V_C	13	17	-	Power supply pin for the output stage. This pin should be bypassed with a 0.1-µF monolithic ceramic low ESL capacitor with minimal trace lengths.
V_{CC}	15	19	-	Power supply pin for the device. This pin should be bypassed with a 0.1-µF monolithic ceramic low ESL capacitor with minimal trace lengths.
V_{REF}5.1 V	16	20	O	5.1-V reference. For stability, the reference should be bypassed with a 0.1-µF monolithic ceramic low ESL capacitor and minimal trace length to the ground plane.

Product Folder Link(s): *UC1825-SP*

ABSOLUTE MAXIMUM RATINGS[1]

			UNIT
Supply voltage	V_C, V_{CC}	30	V
Output current, source or sink, Out A, Out B	DC	0.5	A
	Pulse (0.5 μs)	2.0	
Analog inputs	INV, NI, Ramp	–0.3 to 7	V
	Soft Start, ILIM/SD	–0.3 to 6	
Clock output current	Clock	–5	mA
Error amplifier output current	E/A Out	5	
Soft-start sink current	Soft Start	20	
Oscillator charging current	R_T	–5	
Power dissipation		1	W
Storage temperature range		–65 to 150	°C
Lead temperature (soldering, 10 seconds)		300	

(1) All voltages are with respect to GND; all currents are positive into, negative out of part; pin numbers refer to DIL-16 package.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range ($T_A = T_J$ = –55°C to 125°C), unless otherwise noted.

		MIN	MAX	UNIT
V_{CC}	Supply voltage	10	30	V
	Sink/source output current (continuous or time average)	0	100	mA
	Reference load current	0	10	mA

THERMAL RATINGS TABLE

PACKAGE	θ_{JA} (°C/W)	θ_{JC} (°C/W)
DIL-16 (J)	80–120	28[1]
LCC-20 (FK)	70–80	20[1]

(1) θ_{JC} data values stated were derived from MIL-STD-1835B. MIL-STD-1835B states that the baseline values shown are worst case (mean + 2s) for a 60 × 60 mil microcircit device silicon die and applicable for devices with die sizes up to 14400 square mils. For device die sizes greater than 14400 square mils use the following values; dual-in-line, 11°C/W; flat pack 10°C/W; pin grid array, 10°C/W.

Product Folder Link(s): *UC1825-SP*

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for R_T = 3.65 kΩ, C_T = 1 nF, V_{CC} = 15 V, –55°C < T_A < 125°C, T_A = T_J

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE					
Output voltage	T_J = 25°C, I_O = 1 mA	5.05	5.10	5.15	V
Line regulation	10 V < V_{CC} < 30 V		2	20	mV
Load regulation	1 mA < I_O < 10 mA		5	20	mV
Total output variation	Line, load, temperature	5.0		5.2	V
Output noise voltage	10 Hz < f < 10 kHz		50		µV
Short-circuit current	V_{REF} = 0 V	−15	−50	−100	mA
OSCILLATOR SECTION					
Initial accuracy	T_J = 25°C	360	400	440	kHz
Voltage stability	10 V < V_{CC} < 30 V		0.2%	2%	
Temperature stability	T_{MIN} < T_A < T_{MAX}		5%	16%	
Total variation	Line, Temperature	340		460	kHz
Clock out high		3.9	4.5		V
Clock out low			2.3	2.9	V
Ramp peak[1]		2.6	2.8	3.0	V
Ramp valley[1]		0.7	1.0	1.25	V
Ramp valley to peak[1]		1.6	1.8	2.1	V
ERROR AMPLIFIER					
Input offset voltage				10	mV
Input bias current			0.6	3	µA
Input offset current			0.1	1	µA
Open-loop gain	1 V < V_O < 4 V	60	95		dB
CMRR	1.5 V < V_{CM} < 5.5 V	75	95		dB
PSRR	10 V < V_{CC} < 30 V	85	110		dB
Output sink current	$V_{E/AOut}$= 1 V	1	2.5		mA
Output source current	$V_{E/AOut}$ = 4 V	−0.5	−1.3		mA
Output high voltage	$I_{E/AOut}$ = −0.5 mA	4.0	4.7	5.0	V
Output low voltage	$I_{E/AOut}$ = 1 mA	0	0.5	1.0	V
Gain bandwidth product[1]	f = 200 kHz	5	10.5		MHz
Slew rate[1]		4	9		V/µs
PWM COMPARATOR					
Ramp bias current	V_{Ramp} = 0 V		−1	−5	µA
Duty cycle range		0%		80%	
E/A out zero dc threshold	V_{Ramp} = 0 V	1.1	1.25		V
Delay to output[1]			50	80	ns
SOFT-START					
Charge current	$V_{Soft\ Start}$ = 0.5 V	3	9	20	µA
Discharge current	$V_{Soft\ Start}$ = 1 V	1			mA
CURRENT LIMIT/SHUTDOWN					
Current limit/shutdown bias current	0 < $V_{ILIM/SD}$ < 4 V			15	µA
Current limit threshold		0.9	1.0	1.1	V
Shutdown threshold		1.25	1.40	1.55	V
Delay to output[1]			50	80	ns

(1)   Parameters ensured by design and/or characterization, if not production tested.

UC1825-SP

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for R_T = 3.65 kΩ, C_T = 1 nF, V_{CC} = 15 V, –55°C < T_A < 125°C, T_A = T_J

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					
Low-level output voltage	I_{OUT} = 20 mA		0.25	0.40	V
	I_{OUT} = 200 mA		1.2	2.2	V
High-level output voltage	I_{OUT} = −20 mA	13.0	13.5		V
	I_{OUT} = −200 mA	12.0	13.0		V
Collector leakage	V_C = 30 V		10	500	µA
Rise/fall time [(2)]	C_L = 1 nF		30	75	ns
UNDER-VOLTAGE LOCKOUT					
Start threshold		8.8	9.2	9.6	V
UVLO hysteresis		0.4	0.8	1.2	V
SUPPLY CURRENT SECTION					
Startup current	V_{CC} = 8 V		1.1	2.5	mA
I_{CC}	V_{INV} = V_{Ramp} = $V_{ILIM/SD}$ = 0 V, V_{NI} = 1 V		22	33	mA

(2)   Parameters ensured by design and/or characterization, if not production tested.

Product Folder Link(s): UC1825-SP

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

High speed circuits demand careful attention to layout and component placement. To ensure proper performance of the UC1825 follow these rules:

1. Use a ground plane.
2. Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1-A Schottky diode at the output pin serves this purpose.
3. Bypass V_{CC}, V_C, and V_{REF}. Use 0.1-μF monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1-cm of total lead length for each capacitor between the bypassed pin and the ground plane.
4. Treat the timing capacitor, C_T, like a bypass capacitor.

Simplified Schematic

OPEN LOOP FREQUENCY RESPONSE

UNITY GAIN SLEW RATE

Figure 2. Error Amplifier

Product Folder Link(s): *UC1825-SP*

Conventional (Voltage Mode)

Current – Mode

* A small filter may be required to suppress switch noise.

Figure 3. PWM Applications

Figure 4. Oscillator Circuit

Two Units in Close Proximity

Generalized Synchronization

Figure 5. Synchronized Operation

Figure 6. Forward Technique for Off-Line Voltage Mode Application

The circuit shown in Figure 6 will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, R_T and C_R are chosen so that the ramp at the ILIM/SD pin crosses the 1-V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.

Figure 7. Constant Volt-Second Clamp Circuit

Simplified Schematic

Figure 8. Output Section

The circuit in Figure 8 is useful for exercising many of the UC1825 functions and measuring their specifications.

As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.

Product Folder Link(s): *UC1825-SP*

VDG−92032−2

Figure 9. Open-Loop Laboratory Test Fixture

Figure 10. Design Example: 50 W, 48-V to 5-V DC-to-DC Converter – 1.5-MHz Clock Frequency

UDG−92033

REVISION HISTORY

Changes from Original (January, 2009) to Revision A   **Page**

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8768101V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-8768101V2A UC1825L QMLV	Samples
5962-8768101VEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-8768101VE A UC1825JQMLV	Samples
5962-8768104V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-8768104V2A UC1825FK -SP	Samples
5962-8768104VEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-8768104VE A UC1825J-SP	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1825-SP :

● Catalog: UC1825

NOTE: Qualified Version Definitions:

 ● Catalog - TI's standard catalog product

J (R−GDIP−T**)

14 LEADS SHOWN

CERAMIC DUAL IN−LINE PACKAGE

DIM ＼ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

1   7

0.065 (1,65)
0.045 (1,14)

C

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°−15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. This package is hermetically sealed with a ceramic lid using glass frit.
         D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
         E. Falls within MIL STD 1835 GDIP1−T14, GDIP1−T16, GDIP1−T18 and GDIP1−T20.

FK (S−CQCC−N**)
28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

4040140/D 01/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   This package can be hermetically sealed with a metal lid.
         D.   Falls within JEDEC MS−004