<span id="page-0-0"></span>

# Ultralow Power, 1.8 V, 3 mm  $\times$  3 mm, 2-Channel Capacitance Converter

# AD7156

#### **FEATURES**

**Ultralow power Power supply voltage: 1.8 V to 3.6 V Operation power supply current: 70 μA typical Power-down current: 2 μA typical Fast response time Conversion time: 10 ms per channel Wake-up time from serial interface: 300 μs Adaptive environmental compensation 2 capacitance input channels Sensor capacitance (CSENS): 0 pF up to 13 pF Sensitivity up to 3 fF 2 modes of operation Standalone with fixed settings Interfaced to a microcontroller for user-defined settings 2 detection output flags 2-wire serial interface (I<sup>2</sup>C-compatible) Operating temperature: −40°C to +85°C 10-lead LFCSP package (3 mm × 3 mm × 0.8 mm)** 

#### **APPLICATIONS**

**Buttons and switches Proximity sensing Contactless switching Position detection Level detection Portable products** 

### **GENERAL DESCRIPTION**

The AD7156 delivers a complete signal processing solution for capacitive sensors, featuring an ultralow power converter with fast response time.

The AD7156 uses an Analog Devices, Inc., capacitance-todigital converter (CDC) technology, which combines features important for interfacing to real sensors, such as high input sensitivity and high tolerance of both input parasitic ground capacitance and leakage current.

The integrated adaptive threshold algorithm compensates for any variations in the sensor capacitance due to environmental factors like humidity and temperature or due to changes in the dielectric material over time.

By default, the AD7156 operates in standalone mode using the fixed power-up settings and indicates detection on two digital outputs. Alternatively, the AD7156 can be interfaced to a microcontroller via the serial interface, the internal registers can be programmed with user-defined settings, and the data and status can be read from the part.

The AD7156 operates with a 1.8 V to 3.6 V power supply. It is specified over the temperature range of −40°C to +85°C.



## **FUNCTIONAL BLOCK DIAGRAM**

**Rev. 0** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.** 

## **TABLE OF CONTENTS**



## **REVISION HISTORY**

10/08-Revision 0: Initial Version



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_{DD} = 1.8$  V to 3.6 V, GND = 0 V, temperature range =  $-40^{\circ}$ C to +85 $^{\circ}$ C, unless otherwise noted.

## **Table 1.**

<span id="page-2-1"></span>

<span id="page-3-0"></span>

1 Capacitance units: 1 pF = 1 × 10−12 F; 1 fF = 10−15 F.

2 The CAPDAC can be used to shift (offset) the input range. The total capacitance of the sensor can therefore be up to the sum of the CAPDAC value and the conversion input range. With the auto-DAC feature, the CAPDAC is adjusted automatically when the CDC input value is lower than 25% or higher than 75% of the CDC nominal input range.

4 The maximum specification is not production tested but is supported by characterization data at initial product release.

 $^{\rm 5}$  The resolution of the converter is not limited by the output data format or output data LSB (least significant bit) size, but by the converter and system noise level. The noise-free resolution is defined as level of peak-to-peak noise coming from the converter itself, with no connection to the CIN and EXC pins.

 $^{\rm 6}$  These specifications are understood separately. Any combination of the capacitance to ground and serial resistance may result in additional errors, for example gain error, gain drift, offset error, offset drift, and power supply rejection.

7 Specification is not production tested but is guaranteed by design.

<sup>8</sup> Digital inputs equal to V<sub>DD</sub> or GND.

 $^{\rm 3}$  The maximum capacitance of the sensor connected between the EXCx and CINx pins is equal to the sum of the minimum guaranteed value of the CAPDAC and the minimum guaranteed input range.

### <span id="page-4-0"></span>**TIMING SPECIFICATIONS**

V<sub>DD</sub> = 1.8 V to 3.6 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = V<sub>DD</sub>, temperature range = −40°C to +85°C, unless otherwise noted.





1 Conversion time is 304 internal clock cycles for both channels (nominal clock 16 kHz); the internal clock frequency is equal to the specified excitation frequency.

2 Specification is not production tested but is supported by characterization data at initial product release.

<sup>3</sup> Wake-up time is the maximum delay between the last SCL edge writing the configuration register and the start of conversion.

<sup>4</sup> Power-up time is the maximum delay between the V<sub>DD</sub> crossing the minimum level (1.8 V) and either the start of conversion or when ready to receive a serial interface command.

 $^{\rm 5}$  Reset time is the maximum delay between the last SCL edge writing the reset command and either the start of conversion or when ready to receive a serial interface command.

6 Sample tested during initial release to ensure compliance.

 $^7$  All input signals are specified with input rise/fall times = 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Output  $load = 10$  pF.

<span id="page-4-1"></span>

## <span id="page-5-1"></span><span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





## <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



<span id="page-7-1"></span>



<span id="page-7-2"></span>Figure 5. Capacitance Input Gain Error vs. Capacitance CIN to GND,  $V_{DD} = 1.8$  V and 3.3 V, CIN to EXC = 3 pF



<span id="page-7-4"></span><span id="page-7-3"></span>Figure 6. Capacitance Input Gain Error vs. Capacitance CIN to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 9 pF



Figure 7. Capacitance Input Offset Error vs. Capacitance EXC to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN Pin Open Circuit



Figure 8. Capacitance Input Gain Error vs. Capacitance EXC to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 3 pF







Figure 10. Capacitance Input Gain Error vs. Resistance CIN to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 3 pF

<span id="page-8-0"></span>

<span id="page-8-1"></span>Figure 11. Capacitance Input Gain Error vs. Resistance CIN to GND,  $V_{DD} = 1.8$  V and 3.3 V, CIN to EXC = 9 pF



<span id="page-8-2"></span>Figure 12. Capacitance Input Gain Error vs. Resistance EXC to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 3 pF



Figure 13. Capacitance Input Gain Error vs. Resistance EXC to GND,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 9 pF



Figure 14. Capacitance Input Gain Error vs. Serial Resistance,  $V_{DD} = 1.8$  V and 3.3 V, CIN to EXC = 3 pF



Figure 15. Capacitance Input Gain Error vs. Parallel Resistance,  $V_{DD}$  = 1.8 V and 3.3 V, CIN to EXC = 3 pF





<span id="page-9-1"></span>



<span id="page-9-0"></span>

<span id="page-9-2"></span>



Figure 19. CAPDAC Differential Nonlinearity (DNL),  $V_{DD} = 1.8$  V



Figure 21. Power-Down Current vs. Temperature,  $V_{DD} = 1.8$  V, 2 V, 2.7 V, and 3.6 V

## <span id="page-10-1"></span><span id="page-10-0"></span>THEORY OF OPERATION



Figure 22. AD7156 Block Diagram

<span id="page-10-2"></span>The AD7156 core is a high performance capacitance-to-digital converter (CDC) that allows the part to be interfaced directly to a capacitive sensor.

The comparators compare the CDC results with thresholds, either fixed or dynamically adjusted by the on-chip adaptive threshold algorithm engine. Thus, the outputs indicate a defined change in the input sensor capacitance.

<span id="page-10-3"></span>The AD7156 also integrates an excitation source, CAPDAC for the capacitive inputs, an input multiplexer, a complete clock generator, a power-down timer, a power supply monitor, control logic, and an I<sup>2</sup>C®-compatible serial interface for configuring the part and accessing the internal CDC data and status, if required in the system (see [Figure 22\)](#page-10-2).

## **CAPACITANCE-TO-DIGITAL CONVERTER**

[Figure 23](#page-10-3) shows the CDC simplified functional diagram. The converter consists of a second-order Σ-Δ charge balancing modulator and a third-order digital filter. The measured capacitance  $C_X$  is connected between an excitation source and the  $\Sigma$ - $\Delta$  modulator input. The excitation signal is applied on the  $C<sub>x</sub>$  capacitor during the conversion, and the modulator continuously samples the charge going through the  $C<sub>x</sub>$ . The digital filter processes the modulator output, which is a stream of 0s and 1s containing the information in 0 and 1 density. The data is processed by the adaptive threshold engine and output comparators; the data can also be read through the serial interface.

<span id="page-10-4"></span>The AD7156 is designed for floating capacitive sensors. Therefore, both  $C_x$  plates have to be isolated from ground or any other fixed potential node in the system.

The AD7156 features slew rate limiting on the excitation voltage output, which decreases the energy of higher harmonics on the excitation signal and dramatically improves the system electromagnetic compatibility (EMC).



Figure 23. CDC Simplified Block Diagram

## **CAPDAC**

The AD7156 CDC core maximum full-scale input range is 0 pF to 4 pF. However, the part can accept a higher input capacitance, caused, for example, by a nonchanging offset capacitance of up to 10 pF. This offset capacitance can be compensated for by using the programmable on-chip CAPDAC.



The CAPDAC can be understood as a negative capacitance connected internally to a CIN pin. The CAPDAC has a 6-bit resolution and a monotonic transfer function. [Figure 24](#page-10-4) shows how to use the CAPDAC to shift the CDC 0 pF to 4 pF input range to measure capacitance between 10 pF and 14 pF.

## <span id="page-11-1"></span><span id="page-11-0"></span>**COMPARATOR AND THRESHOLD MODES**

The AD7156 comparators and their thresholds can be programmed to operate in two modes: fixed and adaptive threshold modes. In an adaptive mode, the threshold is dynamically adjusted and the comparator output indicates fast changes and ignores slow changes in the input (sensor) capacitance. Alternatively, the threshold can be programmed as a constant (fixed) value, and the output then indicates any change in the input capacitance that crosses the defined fixed threshold.

<span id="page-11-5"></span>The AD7156 logic output (active high) indicates either a positive or a negative change in the input capacitance, in both adaptive and fixed threshold modes (see [Figure 25](#page-11-2) and [Figure 26\)](#page-11-3).

<span id="page-11-2"></span>

<span id="page-11-6"></span>

<span id="page-11-3"></span>Additionally, for the adaptive mode only, the comparators can work as window comparators, indicating input either inside or outside a selected sensitivity band (see [Figure 27](#page-11-4) and [Figure 28](#page-11-5)).

<span id="page-11-7"></span>

<span id="page-11-4"></span>Figure 27. In-Window (Adaptive) Threshold Mode



Figure 28. Out-Window (Adaptive) Threshold Mode

## **ADAPTIVE THRESHOLD**

In an adaptive mode, the thresholds are dynamically adjusted, ensuring indication of fast changes (for example, an object moving close to a capacitive proximity sensor) and eliminating slow changes in the input (sensor) capacitance, usually caused by environment changes such as humidity or temperature or changes in the sensor dielectric material over time (see [Figure 29](#page-11-6)).



Figure 29. Adaptive Threshold Indicates Fast Changes and Eliminates Slow Changes in Input Capacitance

### **SENSITIVITY**

In adaptive threshold mode, the output comparator threshold is set as a defined distance (sensitivity) above the data average, below the data average, or both, depending on the selected threshold mode of operation (see [Figure 30](#page-11-7)). The sensitivity value is programmable in the range of 0 LSB to 255 LSB of the 12-bit CDC converter (see the [Register Descriptions](#page-14-1) section).



### <span id="page-12-1"></span><span id="page-12-0"></span>**DATA AVERAGE**

The adaptive threshold algorithm is based on an average calculated from the previous CDC output data, using the following equation:

$$
Average(N) = Average(N - 1) + \frac{Data(N) - Average(N - 1)}{2^{ThrSetting + 1}}
$$

where:

 $Average(N)$  is the new average value.  $Average(N - 1)$  is the average value from the previous cycle. Data(N) is the latest complete CDC conversion result.

ThrSettling is a parameter, programmable in the setup registers.

A more specific case of the input capacitance waveform is a step change. The response of the average to an input capacitance step change (more exactly, response to a step change in the CDC output data) is an exponential settling curve, which can be characterized by the following equation:

$$
Average(N) = Average(0) + Change(1 - e^{N/TimeConst})
$$

where:

Average(N) is the value of average N complete CDC conversion cycles after a step change on the input.

<span id="page-12-3"></span>Average(0) is the value before the step change.  $TimeConst = 2^{(ThrSetting + 1)}$ 

ThrSettling is a parameter, programmable in the setup registers.

See [Figure 31](#page-12-2) and the [Register Descriptions](#page-14-1) section for further information.



Figure 31. Data Average Response to Data Step Change

### <span id="page-12-4"></span><span id="page-12-2"></span>**HYSTERESIS**

In adaptive threshold mode, the comparator features hysteresis. The hysteresis is fixed to 1/4 of the threshold sensitivity and can be programmed on or off. The comparator does not have hysteresis in the fixed threshold mode.

<span id="page-12-5"></span>

**TIMEOUT** 

In the case of a large, long change in the capacitive input, when the data average adapting to a new condition takes too long, a timeout can be set.

The timeout becomes active (counting) when the CDC data goes outside the band of data average ± sensitivity. When the timeout elapses (a defined number of CDC conversions is counted), the data average (and thus the thresholds), is forced to follow the new CDC data value immediately (see [Figure 33](#page-12-3)).

The timeout can be set independently for approaching (for change in data toward the threshold) and for receding (for change in data away from the threshold). See [Figure 34](#page-12-4), [Figure 35](#page-12-5), and the [Register](#page-14-1)  [Descriptions](#page-14-1) section for further information.







Figure 34. Approaching Timeout in Negative Threshold Mode Shortens False Output Trigger



## <span id="page-13-0"></span>**AUTO-DAC ADJUSTMENT**

In adaptive threshold mode, the part can dynamically adjust the CAPDAC to keep the CDC in an optimal operating capacitive range. When the auto-DAC function is enabled, the CAPDAC value is automatically incremented when the data average exceeds ¾ of the CDC full range (average > 0xA800), and the CAPDAC value is decremented when the data average goes below  $\frac{1}{4}$  of the CDC full range (average < 0x5800). The auto-DAC increment or decrement step depends on the selected CDC capacitive input range (see the [Setup Registers](#page-18-1) section).

When the CAPDAC value reaches 0, the 1/4 threshold for further decrementing is ignored. Similarly, when the CAPDAC value reaches its full range, the ¾ threshold is ignored. The CDC and the rest of the algorithm are continuously working, and they are functional down to a capacitance input of 0 pF or as high as the capacitance input of (CAPDAC full range + CDC full range), respectively.

### **POWER-DOWN TIMER**

In power sensitive applications, the AD7156 can be set to automatically enter power-down mode after a programmed period of time in which the outputs have not been activated. The AD7156 can then be returned to a normal operational mode either via the serial interface or by the power supply off/on sequence.

## <span id="page-14-1"></span><span id="page-14-0"></span>REGISTER DESCRIPTIONS

**Table 5. Register Summary<sup>1</sup>**



1 The default values are given in parentheses.

## <span id="page-15-0"></span>**STATUS REGISTER**

#### **Address Pointer 0x00 8 Bits, Read Only Default Value 0x53 Before Conversion, 0x54 After Conversion**

The status register indicates the status of the part. The register can be read via the 2-wire serial interface to query the status of the outputs, check the CDC finished conversion, and check whether the CAPDAC has been changed by the auto-DAC function.

#### **Table 6. Status Register Bit Map<sup>1</sup>**



1 The default values are given in parentheses.

#### **Table 7. Status Register Bit Descriptions**



## <span id="page-16-0"></span>**DATA REGISTERS**

#### **Ch 1 Address Pointer 0x01, Address Pointer 0x02 Ch 2 Address Pointer 0x03, Address Pointer 0x04 16 Bits, Read Only Default Value 0x0000**

Data from the last complete capacitance-to-digital conversion reflects the capacitance on the input. Only the 12 MSBs of the data registers are used for the CDC result. The 4 LSBs are always 0, as shown in [Figure 36](#page-16-1).

The data register is updated after a finished conversion on the capacitive channel, with one exception: when the serial interface read operation from the data register is in progress, the data register is not updated and the new capacitance conversion result is lost.

The stop condition on the serial interface is considered to be the end of the read operation. Therefore, to prevent incorrect data reading through the serial interface, the two bytes of a data register should be read sequentially using the register address pointer autoincrement feature of the serial interface.

The nominal AD7156 CDC transfer function (an ideal transfer function excluding offset and/or gain error) maps the input capacitance between zero scale and full scale to output data codes between 0x3000 and 0xD000 only (see [Table 8](#page-16-2)).

For an ideal part, linear, with no offset error and no gain error, the input capacitance can be calculated from the output data using the following equation:

$$
C (pF) = \frac{Data - 12,288}{40,960} \times Input\_Range (pF)
$$

where  $Input\_Range = 4 pF, 2 pF, 1 pF, or 0.5 pF.$ 

The following is the same equation written with hexadecimal numbers:

$$
C (pF) = \frac{Data - 0x3000}{0xA000} \times Input\_Range (pF)
$$

With offset error and gain error included, the equation is:

$$
C (pF) = \frac{Data - 12,288}{40,960} \times Input\_Range (pF) \times
$$

$$
\left(1 + \frac{Gain\_Error(\%)}{100\%}\right) + Offset\_Error (pF)
$$

Or the same equation with hexadecimal numbers:

$$
C (pF) = \frac{Data - 0x3000}{0xA000} \times Input\_Range (pF) \times
$$

$$
\left(1 + \frac{Gain\_Error(\%)}{100\%}\right) + Offset\_Error (pF)
$$



#### <span id="page-16-1"></span>**Table 8. AD7156 Capacitance-to-Data Mapping<sup>1</sup>**

<span id="page-16-2"></span>

1 An ideal part with no offset and gain error, values shown in picofarad for 2 pF capacitance input range.

### <span id="page-17-1"></span><span id="page-17-0"></span>**AVERAGE REGISTERS**

#### **Ch 1 Address Pointer 0x05, Address Pointer 0x06 Ch 2 Address Pointer 0x07, Address Pointer 0x08 16 Bits, Read Only Default Value 0x0000**

These registers show the average calculated from the previous CDC data. The 12-bit CDC result corresponds to the 12 MSBs of the average register.

The settling time of the average can be set by programming the ThrSettling bits in the setup registers. The average register is overwritten directly with the CDC output data, that is, the history is erased if the timeout is enabled and elapses.

#### **FIXED THRESHOLD REGISTERS**

#### **Ch 1 Address Pointer 0x09, Address Pointer 0x0A Ch 2 Address Pointer 0x0C, Address Pointer 0x0D 16 Bits, Read/Write, Factory Preset 0x0886**

A constant threshold for the output comparator in the fixed threshold mode can be set using these registers. The 12-bit CDC result corresponds to the 12 MSBs of the threshold register. The fixed threshold registers share the address pointer and location on chip with the sensitivity and timeout registers. The fixed threshold registers are not accessible in the adaptive threshold mode.

#### **SENSITIVITY REGISTERS**

#### **Ch 1 Address Pointer 0x09 Ch 2 Address Pointer 0x0C 8 Bits, Read/Write, Factory Preset 0x08**

Sensitivity registers set the distance of the positive threshold above the data average, and the distance of the negative threshold below the data average, in the adaptive threshold mode.



Figure 37. Threshold Sensitivity

The sensitivity is an 8-bit value and is mapped to the lower eight bits of the 12-bit CDC data, that is, it corresponds to the 16-bit data register as shown in [Figure 38](#page-17-2).



<span id="page-17-2"></span>Figure 38. Relation Between Sensitivity Register and CDC Data Register

For an ideal part with no gain error, the sensitivity can be calculated using the following equation:

$$
Sensitivity (pF) = \frac{Sens\_{Reg}}{2560} \times Input\_{Range (pF)}
$$

Or the same equation with hexadecimal numbers

$$
Sensitivity (pF) = \frac{Sens\_{Reg}}{0xA00} \times Input\_{Range (pF)}
$$

With gain error included, the sensitivity can be calculated using the following equation:

Sensitivity (pF) = 
$$
\frac{Sense \_Reg}{2560} \times Input \_Range (pF) \times
$$

$$
\left(1 + \frac{Gain \_Error (\%)}{100\%}\right)
$$

Or the same equation with hexadecimal numbers

Sensitivity (pF) = 
$$
\frac{Sense - Reg}{0xA00} \times Input - Range (pF) \times
$$
  
\n
$$
\left(1 + \frac{Gain\_Error (%)}{100\%}\right)
$$

#### **TIMEOUT REGISTERS**

#### **Ch 1 Address Pointer 0x0A Ch 2 Address Pointer 0x0D 8 Bits, Read/Write, Factory Preset 0x86**

#### **Table 9. Timeout Register Bit Map**



These registers set timeouts for the adaptive threshold mode.

The approaching timeout starts when the CDC data crosses the data average ± sensitivity band toward the threshold, according to the selected positive, negative, or window threshold mode. The approaching timeout elapses after the number of conversion cycles equals 2TimeOutApr, where TimeOutApr is the value of the four most significant bits of the timeout register.

The receding timeout starts when the CDC data crosses the data average  $\pm$  sensitivity band away from the threshold, according to the selected positive or negative threshold mode. The receding timeout is not used in the window threshold mode. The receding timeout elapses after the number of conversion cycles equals  $2^{TimeOutRec}$ , where TimeOutRec is the value of the four least significant bits of the timeout register.

When either the approaching or receding timeout elapses (that is, after the defined number of CDC conversions is counted), the data average (and thus the thresholds) is forced to follow the new CDC data value immediately.

When the timeout register equals 0, timeouts are disabled.

### <span id="page-18-1"></span><span id="page-18-0"></span>**SETUP REGISTERS**

#### **Ch 1 Address Pointer 0x0B Ch 2 Address Pointer 0x0E 8 Bits, Read/Write, Factory Preset 0x0B**

#### **Table 10. Setup Registers Bit Map<sup>1</sup>**



1 The default values are given in parentheses.

### **Table 11. Setup Registers Bit Descriptions**





Figure 39. Data Average Response to Data Step Change

## <span id="page-19-0"></span>**CONFIGURATION REGISTER**

### **Address Pointer 0x0F 8 Bits, Read/Write, Factory Preset 0x19**

#### **Table 12. Configuration Register Bit Map<sup>1</sup>**



1 The default values are given in parentheses.

### **Table 13.Configuration Register Bit Descriptions**



### <span id="page-20-1"></span><span id="page-20-0"></span>**POWER-DOWN TIMER REGISTER**

#### **Address Pointer 0x10 8 Bits, Read/Write, Factory Preset 0x40**

#### **Table 14. Power-Down Timer Register Bit Map<sup>1</sup>**



1 The default values are given in parentheses.





### **CAPDAC REGISTERS**

#### **Ch 1 Address Pointer 0x11 Ch 2 Address Pointer 0x12 8 Bits, Read/Write, Factory Preset 0xC0**

#### **Table 16. CAPDAC Registers Bit Map<sup>1</sup>**



1 The default values are given in parentheses.





### **SERIAL NUMBER REGISTER**

#### **Address Pointer 0x13, Address Pointer 0x14, Address Pointer 0x15, Address Pointer 0x16 32 Bits, Read Only, Factory Preset 0xXXXX**

This register holds a serial number, unique for each individual part.

## **CHIP ID REGISTER Address Pointer 0x17 8 Bits, Read Only, Factory Preset 0xXX**

This register holds the chip identification code, used in factory manufacturing and testing.

## <span id="page-21-1"></span><span id="page-21-0"></span>SERIAL INTERFACE

The AD7156 supports an I<sup>2</sup>C-compatible, 2-wire serial interface. The two wires on the serial bus (interface) are called SCL (clock) and SDA (data). These two wires carry all addressing, control, and data information one bit at a time over the bus to all connected peripheral devices. The SDA wire carries the data, while the SCL wire synchronizes the sender and receiver during the data transfer. The devices on the bus are classified as either master or slave devices. A device that initiates a data transfer message is called a master, whereas a device that responds to this message is called a slave.

To control the AD7156 device on the bus, the following protocol must be utilized. First, the master initiates a data transfer by establishing a start condition, defined by a highto-low transition on SDA while SCL remains high. This indicates that the start byte follows. This 8-bit start byte is made up of a 7-bit address plus an R/W bit indicator.

All peripherals connected to the bus respond to the start condition and shift in the next eight bits (7-bit address + R/W bit). The bits arrive MSB first. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as the acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. An exception to this is the general call address, which is described in the [General Call](#page-22-2) section. In the idle condition, the device monitors the SDA and SCL lines waiting for the start condition and the correct address byte.

The R/W bit determines the direction of the data transfer. A Logic 0 LSB in the start byte means that the master writes information to the addressed peripheral. In this case, the AD7156 becomes a slave receiver. A Logic 1 LSB in the start byte means that the master reads information from the addressed peripheral. In this case, the AD7156 becomes a slave transmitter. In all instances, the AD7156 acts as a standard slave device on the serial bus.

The start byte address for the AD7156 is 0x90 for a write and 0x91 for a read.

## **READ OPERATION**

When a read is selected in the start byte, the register that is currently addressed by the address pointer is transmitted to the SDA line by the AD7156. This is then clocked out by the master device, and the AD7156 awaits an acknowledge from the master.

If an acknowledge is received from the master, the address autoincrementer automatically increments the address pointer register and outputs the next addressed register content to the SDA line for transmission to the master. If no acknowledge is received, the AD7156 returns to the idle state and the address pointer is not incremented. The address pointers' autoincrementer allows block data to be written to or read from the starting address and subsequent incremental addresses.

In continuous conversion mode, the address pointers' autoincrementer should be used for reading a conversion result. This means that the two data bytes should be read using one multibyte read transaction rather than two separate single byte transactions. The single byte data read transaction may result in the data bytes from two different results being mixed. The same applies for four data bytes if both capacitive channels are enabled.

The user can also access any unique register (address) on a one-to-one basis without having to update all the registers. The address pointer register contents cannot be read.

If an incorrect address pointer location is accessed or if the user allows the autoincrementer to exceed the required register address, the following applies:

- In read mode, the AD7156 continues to output various internal register contents until the master device issues a no acknowledge, start, or stop condition. The address pointers' autoincrementer contents are reset to point to the status register at the 0x00 address when a stop condition is received at the end of a read operation. This allows the status register to be read (polled) continually without having to constantly write to the address pointer.
- In write mode, the data for the invalid address is not loaded into the AD7156 registers, but an acknowledge is issued by the AD7156.

### **WRITE OPERATION**

When a write is selected, the byte following the start byte is always the register address pointer (subaddress) byte, which points to one of the internal registers on the AD7156. The address pointer byte is automatically loaded into the address pointer register and acknowledged by the AD7156. After the address pointer byte acknowledge, a stop condition, a repeated start condition, or another data byte can follow from the master. A stop condition is defined by a low-to-high transition on SDA while SCL remains high. If a stop condition is encountered by the AD7156, it returns to its idle condition and the address pointer is reset to 0x00.

If a data byte is transmitted after the register address pointer byte, the AD7156 loads this byte into the register that is currently addressed by the address pointer register and sends an acknowledge, and the address pointer autoincrementer automatically increments the address pointer register to the next internal register address. Thus, subsequent transmitted data bytes are loaded into sequentially incremented addresses. <span id="page-22-2"></span><span id="page-22-1"></span><span id="page-22-0"></span>If a repeated start condition is encountered after the address pointer byte, all peripherals connected to the bus respond exactly as outlined previously for a start condition; that is, a repeated start condition is treated the same as a start condition. When a master device issues a stop condition, it relinquishes control of the bus, allowing another master device to take control of the bus. Therefore, a master wanting to retain control of the bus issues successive start conditions known as repeated start conditions.

## **AD7156 RESET**

To reset the AD7156 without having to reset the entire serial bus, an explicit reset command is provided. This uses a particular address pointer word as a command word to reset the part and upload all default settings. The AD7156 does not respond to the serial bus commands (do not acknowledge) during the default values upload for approximately 2 ms.

The reset command address word is 0xBF.

## **GENERAL CALL**

When a master issues a slave address consisting of seven 0s with the eighth bit (R/W) set to 0, this is known as the general call address. The general call address is for addressing every device connected to the serial bus. The AD7156 acknowledges this address and reads in the following data byte.

If the second byte is 0x06, the AD7156 is reset, completely uploading all default values. The AD7156 does not respond to the serial bus commands (do not acknowledge) during the default values upload for approximately 2 ms.

The AD7156 does not acknowledge any other general call commands.



## <span id="page-23-1"></span><span id="page-23-0"></span>HARDWARE DESIGN CONSIDERATIONS **OVERVIEW**

The AD7156 is an interface to capacitive sensors.

On the input side, Sensor  $C_X$  can be connected directly between the AD7156 EXC and CIN pins. The way it is connected and the electrical parameters of the sensor connection, such as parasitic resistance or capacitance, can affect the system performance. Therefore, any circuit with additional components in the capacitive front end, such as overvoltage protection, has to be carefully designed, considering the AD7156 specified limits and information provided in this section.

<span id="page-23-3"></span>On the output side, the AD7156 can work as a standalone device, using the power-up default register settings and flagging the result on the digital outputs. Alternatively, the AD7156 can be interfaced to a microcontroller via the 2-wire serial interface, offering flexibility by overwriting the AD7156 register values from the host with a user-specific setup.

#### **PARASITIC CAPACITANCE TO GROUND**



Figure 42. Parasitic Capacitance to Ground

<span id="page-23-4"></span><span id="page-23-2"></span>The CDC architecture used in the AD7156 measures the capacitance, C<sub>x</sub>, connected between the EXC pins and the CIN pins. In theory, any capacitance,  $C_{GND}$ , to ground should not affect the CDC result (see [Figure 42\)](#page-23-2).

The practical implementation of the circuitry in the chip implies certain limits, and the result is gradually affected by capacitance to ground (for information about the allowed capacitance to GND for CIN and information about excitation see [Table 1](#page-2-1) and [Figure 4](#page-7-1) to [Figure 9](#page-7-4)).

#### **PARASITIC RESISTANCE TO GROUND**



The AD7156 CDC result is affected by a leakage current from  $Cx$  to ground; therefore,  $Cx$  should be isolated from the ground. The equivalent resistance between  $C_X$  and ground should be maximized (see [Figure 43](#page-23-3)). For more information, see [Figure 10](#page-8-0) to [Figure 13](#page-8-0).

#### **PARASITIC PARALLEL RESISTANCE**



Figure 44. Parasitic Parallel Resistance

The AD7156 CDC measures the charge transfer between the EXC and CIN pins. Any resistance connected in parallel to the measured capacitance,  $C_X$  (see [Figure 44](#page-23-4)), such as the parasitic resistance of the sensor, also transfers charge. Therefore, the parallel resistor is seen as an additional capacitance in the output data. The equivalent parallel capacitance (or error caused by the parallel resistance) can be approximately calculated as

$$
C_P = \frac{1}{R_P \times f_{EXC} \times 4}
$$

where:  $R_P$  is the parallel resistance.  $f_{\text{EXC}}$  is the excitation frequency.

For additional information, see [Figure 15.](#page-8-2)

## <span id="page-24-1"></span><span id="page-24-0"></span>**PARASITIC SERIAL RESISTANCE**



Figure 45. Parasitic Serial Resistance

<span id="page-24-3"></span><span id="page-24-2"></span>The AD7156 CDC result is affected by a resistance in series with the measured capacitance.

The total serial resistance  $(R<sub>S1</sub> + R<sub>S2</sub>$  in [Figure 45](#page-24-2)) should be in the order of hundreds of  $Ω$  (see [Figure 14\)](#page-8-1).

### **INPUT OVERVOLTAGE PROTECTION**



Figure 46. AD7156 CIN Overvoltage Protection

07726-056

<span id="page-24-4"></span>The AD7156 capacitive input has an internal ESD protection. However, some applications may require an additional overvoltage protection, depending on the application-specific requirements. Any additional circuit in the capacitive front end must be carefully designed, especially with respect to the limits recommended for maximum capacitance to ground, maximum serial resistance, maximum leakage, and so on.

## **INPUT EMC PROTECTION**



Figure 47. AD7156 CIN EMC Protection

Some applications may require an additional input filter for improving EMC. Any input filter must be carefully designed, considering the balance between the system capacitance performance and system electromagnetic immunity.

[Figure 47](#page-24-3) shows one of the possible input circuit configurations for significantly improving the system immunity against high frequency noise while only slightly affecting the AD7156 performance in terms of additional gain and offset error.

## **POWER SUPPLY DECOUPLING AND FILTERING**



Figure 48. AD7156  $V_{DD}$  Decoupling and Filtering

The AD7156 has good dc and low frequency power supply rejection but may be sensitive to higher frequency ripple and noise, specifically around the excitation frequency and its harmonics. [Figure 48](#page-24-4) shows a possible circuit configuration for improving the system immunity against ripple and noise coupled to the AD7156 via the power supply.

If the serial interface is connected to the other circuits in the system, it is better to connect the pull-up resistors on the other side of the  $V_{DD}$  filter than to connect to the AD7156. If the AD7156 is used in standalone mode and the serial interface is not used, it is better to connect the pull-up resistors directly to the AD7156  $V_{DD}$ .

## <span id="page-25-0"></span>**APPLICATION EXAMPLES**



Figure 49. AD7156 Standalone Operation Application Diagram



Figure 50. AD7156 Interfaced to a Host Microcontroller



Figure 51. AD7156 Standalone Operation with EMC Protection

## <span id="page-26-1"></span><span id="page-26-0"></span>OUTLINE DIMENSIONS



### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

## **NOTES**

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07726-0-10/08(0)** 



www.analog.com

Rev. 0 | Page 28 of 28