General Description

The MAX14616/MAX14616A are a complete solution for interfacing to a micro-USB connector and include an advanced charger detection block, a linear battery charger, and a switch block capable of multiplexing USB, UART, audio, and composite video signals. The devices include an LED driver for battery charge status and battery present detection.

The MAX14616/MAX14616A support multiplexing USB 2.0 Hi-Speed, UART, and stereo audio signals with a single micro-USB connector. The USB channel features low 3Ω (typ) on-resistance and 7pF (typ) on capacitance to minimize USB signal degradation. The audio inputs feature negative rail signal operation down to -2V and 0.1Ω on-resistance flatness for low THD.

The MAX14616/MAX14616A charger detection block supports USB Battery Charger Detection Revision 1.1 requirements and also detects many common non-USBdefined power adapters. The SFOUT LDO provides a voltage-limited USB VBUS output for powering devices such as USB transceivers that cannot withstand high voltage. The MAX14616/MAX14616A include a composite video cable unplug detector capable of detecting the removal of a video termination resistor.

The MAX14616/MAX14616A battery charger adds a battery present detector to automatically disable the battery charger in case the battery is removed. They also include an open-drain LED driver to indicate the battery charger operation status.

The MAX14616/MAX14616A are available in a 25-bump (2mm x 2mm, 0.4mm pitch) WLP package and operates over the -40°C to +85°C extended temperature range.

Applications

- Media Players
- eReaders
- **Cell Phones**
- **Tablets**
-
- **Digital Cameras**

Benefits and Features

- High Level of Integration
	- Complete Solution for Micro-USB Connector **Multiplexing**
		- USB 2.0 Hi-Speed Switch with 3Ω (typ) On-Resistance Negative-Rail Audio Inputs with Low THD Detection Logic for Accessory Identification Composite Video Load Removal Detection
- Internal Li+ Battery Charger with +28V (max) Input
- **USB Battery Charger Detection**
	- Supports USB BC1.1 with Advanced Features from USB BC1.2
	- Data Contact Detection (DCD) Support
	- USB DCP, SDP, and CDP Detection
	- Non-USB Defined Charger Detection Capability
- High-Voltage Protected LDO for USB Transceiver
- Charger Status LED Output Driver
- Battery Presence Monitor
- High-ESD Protection on COMN1, COMP2, and UID ±15kV for Human Body Model ±10kV for IEC 61000-4-2 Air Gap Discharge ±7kV for IEC 61000-4-2 Contact Discharge
- Saves Power in Portable Application • Low Supply Current
- Saves Space
	- 25-Bump, 2mm x 2mm, WLP Package

[Ordering Information](#page-46-0) appears at end of data sheet.

Absolute Maximum Ratings

Note 1: $V_{SWPOS} = min(V_{CCINT}, +3.3V)$

Note 2: $V_{\text{CCINT}} = \text{max}(V_{\text{BAT}}, \text{min}(V_{\text{VB}}, +4V))$

Note 3: The WLP package is constructed using a unique set of package techniques that impose a limit on the thermal profile that the device can be exposed to during board-level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 4)

WLP

Junction-to-Ambient Thermal Resistance (θJA)52°C/W

Note 4: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Electrical Characteristics

Electrical Characteristics (continued)

Electrical Characteristics (continued)

(V_{BAT} = 2.8V to 5.5V, V_{VB} = 3.5V to 5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{BAT} = 3.6V, V_{VB} = 5.0V, T_A = +25°C.) (Note 5)

Note 5: All devices are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

Note 6: Not production tested. Guaranteed by design.

Note 7: The JIG assertion time is a function of the ADC debounce time. Set the ADCDbSet bits in the CONTROL3 register to adjust this delay.

Note 8: Set the MBCCVWRC bits in the CHGCTRL3 register to adjust the battery regulation voltage, V_{BATREG.}

Note 9: The battery charge current is reduced when the die temperature reaches this limit.

Figure 1. I2C Timing Diagram

Typical Operating Characteristics

Typical Operating Characteristics (continued)

Typical Operating Characteristics (continued)

Typical Operating Characteristics (continued)

Typical Operating Characteristics (continued)

(V_{BAT} = 4.0V, V_{VB} = 0V, T_A = +25°C, unless otherwise noted.)

20ms/div

DCP INSERT (CDDelay = 1)

Bump Configuration

Bump Description

Bump Description (continued)

Functional Diagram/Typical Application Circuit

Register Map

Detailed Register Map

INT1 (0x01) (All bits are cleared after a read)

Bits in this register are set when associated bits in the STATUS1 register change. INT is asserted when any bit in the INT1 register is set, unless masked in the INTMASK1 register.

Detailed Register Map (continued)

INT3 (0x03) (All bits are cleared after a read)

ChgTypI Read Only [0] (Note 10)

Bits in this register are set when associated bits in the STATUS3 register change. INT is asserted when any bit in the INT3 register is set, unless masked in the INTMASK3 register.

Charger Type Interrupt

1 = ChgTyp bits have changed

 $0 = No$ change

Detailed Register Map (continued)

Changes in bits in this register generate an interrupt in the INT2 register.

Detailed Register Map (continued)

 $0 = \text{Mask}$ 1 = Not masked

 $0 = Mask$ 1 = Not masked

ADC Change Interrupt Mask

ADCM | Read/Write | [0] | 0

FIELD NAME READ/WRITE BITS DEFAULT DESCRIPTION CONTROL3 (0x0E) RFU | Read/Write | [7:6] | 00 | Reserved ADCDbSet Read/Write [5:4] 00 **ADC Debounce Time Setting**. Set these bits to control the ADC debounce time. $00 = 0.5$ ms $01 = 10$ ms $10 = 25$ ms $11 = 38.62ms$ BTLDSet | Read/Write | [3:2] | 00 **LED Output Setting**. Set these bits to manually control the LED output. (Note 12) 00 = LED is controlled by auto detection 01 = LED is output low 10 = LED is high impedance 11 = LED is high impedance JIGSet | Read/Write | [1:0] | 00 **Jig Output Setting**. Set these bits to manually control the JIG output. (Note 12) 00 = JIG is controlled by auto detection 01 = JIG is high impedance 10 to 11 = JIG is output low **CHGCTRL1 (0x0F)** RFU | Read Only | [7] | 0 | Reserved TCHW Read/Write [6:4] 010 **Battery Fast-Charge Timer**. Set these bits to select the timer for fast-charge mode. $010 = 5$ hr $011 = 6$ hr $100 = 7$ hr 111 = Disable the fast-charge timer. 000, 001, 101, 110 = 5hr RFU | Read Only | [3:0] | 0100 | Reserved **CHGCTRL2 (0x10)** VCHGR_RC | Read/Write | [7] | 1 **Wall-Adapter Rapid Charge**. Set this bit to enable battery fastcharge. 0 = Fast-charge mode is disabled. Charger remains in prequalification charge mode. 1 = Enable wall adapter rapid charge. MBCHOSTEN | Read/Write | [6] | 1 **Battery Charger Host Enable**. Set this bit to enable or disable the charger. The battery charger is automatically enabled when MBCHOSTEN = 1 and when ChgDetRun = 0 and ChgTyp = 010, 011, 100, or 101. If USBCplnt = 0, the charger is automatically turned on when ChgTyp = 001. 0 = Disabled 1 = Fnabled RFU | Read Only | [5:0] | 010100 Reserved

FIELD NAME READ/WRITE BITS DEFAULT DESCRIPTION CHGCTRL3 (0x11) RFU | Read Only | [7:4] | 1010 | Reserved MBCCVWRC Read/Write [3:0] 0000 **Battery-Charger Constant Voltage (CV) Mode**. Set these bits to control the regulated battery voltage. $0000 = 4.20V$ $0001 = 4.00V$ $0010 = 4.02V$ $0011 = 4.04V$ $0100 = 4.06V$ $0101 = 4.08V$ $0110 = 4.10V$ $0111 = 4.12V$ $1000 = 4.14V$ $1001 = 4.16V$ $1010 = 4.18V$ $1011 = 4.22V$ $1100 = 4.24V$ $1101 = 4.26V$ $1110 = 4.28V$ $1111 = 4.35V$ **CHGCTRL4 (0x12)** RFU | Read Only | [7:5] | 000 | Reserved MBCICHWRCL Read/Write | [4] 1 **Fast Battery Charge Current-Low Bit**. Set this bit to select the fast-charge current limit for battery charging. When this bit is 1, the charge current is defined by MBCICHWRCH. $0 = 90mA$ 1 = 200mA to 950mA MBCICHWRCH Read/Write | [3:0] 0101 **Fast Battery Charge Current-High Bits**. Set these bits to select the fast-charge current limit for battery charging. $0000 = 200mA$ $0001 = 250mA$ 0010 = 300mA $0011 = 350mA$ $0100 = 400mA$ $0101 = 450mA$ $0110 = 500mA$ $0111 = 550mA$ $1000 = 600mA$ $1001 = 650mA$ 1010 = 700mA $1011 = 750mA$ 1100 = 800mA $1101 = 850mA$ 1110 = 900mA $1111 = 950mA$

Detailed Register Map (continued)

Note 10: The initial power-up value of these bits is dependent of the state of the device at power-up.

Note 11: The values of these bits represent the current operating state of the part when AccDet = 1.

Note 12: The initial power-up value of the JIG output depends on the resistor present at UID.

Table 1. Charger Status and I2C bits

X = Don't Care

Detailed Description

The MAX14616/MAX14616A contain a Li+ battery charger, charger type detection block, and multiplex USB 2.0 Hi-Speed, UART, stereo audio, and a microphone on a single micro-USB connector. This device features an internal detection resource for determining the device connected and are controlled through the I2C interface. Audio inputs feature negative-rail signal operation down to -2V (typ). The MAX14616/MAX14616A support USB Charging Specification Revision 1.1 and include a complete Li+ battery charger with adjustable maximum current up to 950mA.

Input Sources and Routing

The typical micro-USB connector has five signal lines: USB power, two USB signal lines (D-, D+), ID line, and ground. The USB power on the micro-USB connector connects to VB on the MAX14616/MAX14616A. The two USB signal lines, D-/D+, connect to COMN1 and COMP2. The ID line connects to the UID input.

USB Switch (DN1, DP2)

The MAX14616/MAX14616A support Hi-Speed, full speed, and speed USB signal levels. The USB channel is bidirectional and has low 3Ω (typ) on-resistance. The low on-resistance is stable as the analog input signals are swept from ground to V_{SWPOS} for low signal distortion.

UART Switch (UT1, UR2)

The MAX14616/MAX14616A support standard singlesupply UART signals. The UART channel can also be used for Hi-Speed USB signals. The UART channel is bidirectional and has low 3Ω (typ) on-resistance.

Stereo Audio (SL1, SR2) and Microphone (MIC)

The MAX14616/MAX14616A support a stereo audio amplifier with a mono microphone. [Figure 2](#page-32-0) shows a typical application for a cell phone headset with a pushbutton remote control (see the *[Accessory Detection](#page-33-0)* section) through a micro-USB connector. The MAX14616/ MAX14616A route the LEFT (SL1) and RIGHT (SR2) channel audio to the D- (COMN1) and D+ (COMP2) lines. SL1 and SR2 are negative-rail capable to V_{SWNFG} . Internal 100Ω (typ) switched shunt resistors on the LEFT and RIGHT channel speaker lines can be enabled through the RCPS bit in the CONTROL2 register to reduce pops and clicks heard when the audio amplifier is switched on (See *Click and Pop Reduction*). The microphone signal is routed through the VBUS line on the micro-USB connector. SL1 and SR2 can alternatively be used to route a USB high-speed signal.

Composite Video with Stereo Audio

Composite video is supported by a cable with stereo audio output on D+/D-, and composite video on ID. The video cable is a unique case because it can be either an ID resistor (365kΩ) for a cable that is not connected to a

TV, or a 75Ω load to ground if the cable is connected to a TV. If the ADC reads a no-load video cable (365kΩ), then the system may choose to either ignore this condition and wait for 75Ω load, or indicate a GUI message to user to connect to video display. If an ADC reading of 0b00000 (ground) is found, the ADCLow bit is read to detect the difference between a $75Ω$ video load, and a ground ID pin for a USB OTG cable. After a 75Ω load is discovered, the video amplifier can be turned on and the IDB switch can be closed. Before enabling the video amplifier and closing the IDB switch, the ADC needs to be disabled (ADCEn = 0) to avoid interrupts from the video signal on the USB ID line. The removal of the video 75Ω load is detected using the video load removal circuit. Set VidRmEn = 1 and unmask the VidRm interrupt. After the removal is detected, open the IDB switch, disable the video removal detection (VidRmEn = 0) and enable the ADC. Note that if video removal detection is active, either turning off the video signal or removing the 75Ω load causes an interrupt to indicate video cable removal.

High-Impedance Mode for COMN1/COMP2

The MAX14616/MAX14616A allow COMN1 and COMP2 set to high-impedance (COMN1Sw and COMP2Sw = 100 to 111) to have a safe position when a headset is inserted. If COMN1 or COMP2 are left connected to one of the four inputs, there is a possibility of having a DC voltage present, causing a pop when a connection is made to a speaker.

Click-and-Pop Reduction

The MAX14616/MAX14616A support click-and-pop reduction through the RCPS bit in the CONTROL2 register. Set RCPS to 1 to connect 100Ω shunt resistors from the audio inputs (SL1 and SR2) to GND to remove any DC bias that results from AC-coupling capacitors prior to connecting them to COMN1 or COMP2.

Disable the click-and-pop shunt resistors prior to using the channel.

MAX14616/MAX14616A Micro-USB Interface Circuit Plus Intelligent Li+ Battery Chargers

SFOUT LDO Output

The SFOUT LDO provides a 4.9V (typ) output, typically used to power a USB transceiver. SFOUT provides a voltage-limited supply that protects the USB transceiver from transient voltages up to 28V.

Factory Mode

Accessory detection is enabled at power-up (AccDet = 1 in the CONTROL2 register), enabling the Factory Detection State Machine ([Figure 3\)](#page-34-0). The MAX14616/MAX14616A detect accessories in the following order of priority:

- 1) Four factory-mode ID resistor values (see [Table 2\)](#page-33-1)
- 2) Audio headset. The accessory is detected as either a 1MΩ resistor, or any button press resistor value when VBUS is not present (see [Table 3\)](#page-35-0).
- 3) USB cable. A USB cable is detected when UID is unconnected and the ChgTyp bits in the STATUS2 register are '001' or '010'. Charging may also be enabled automatically when ChgTyp = 001 if USBCplnt = 0.
- 4) Dedicated chargers. ChgTyp bits in the STATUS2 register are '011', '100', '101', or '110'.

The MAX14616/MAX14161A factory detection state machine detects the external accessories and automatically configures the internal switches and JIG outputs [\(Table 2](#page-33-1)). Set the AccDet bit to 0 to disable automatic accessory detection. When automatic detection is disabled, the internal switch states must be manually controlled through the I2C interface. It is recommended to always use software control instead of the automatic accessory detection after the host microprocessor boots.

Accessory Detection

The MAX14616/MAX14616A support multiple accessories by detecting unique characteristics including VB voltage, ID resistor, and USB charger detection. See [Table 3](#page-35-0) for more information.

Table 2. Factory-Mode Resistor Response (RID)

Figure 3. Factory Accessory Detection State Machine

Table 3. Accessory Detection Characteristics

Interrupts

The MAX14616/MAX14616A generate an interrupt in response to accessory insertion, removal, and to batterycharger status changes. The STATUS1 (0x04), STATUS2 (0x05), and STATUS3 (0x06) registers are the status bits for each interrupt source; changes of these bits set the associated interrupt bits in the INTx registers. The INTx registers are cleared after a read. See the *Detailed Register Map* for more information.

The INT1 (0x01), INT2 (0x02), and INT3 (0x03) registers contain the interrupt source bit. INT is asserted when any of these bits that are set unless masked in the INTMASKx registers. Read an INTx register to clear that register and deassert the INT output.

Each interrupt is independently maskable. Set any of the bits in the INTMASK1 (0x07), INTMASK2 (0x08), and INTMASK3 (0x09) registers to mask the associated interrupts. Bits in the INTx registers are set but INT is not asserted for masked interrupts. All interrupts are masked by default.

Detection Debounce

The MAX14616/MAX14616A include debounce timers to avoid generating multiple interrupts at the insertion of an accessory and for added noise and disturbance protection. The interrupt state must be maintained for the duration of the debounce delay before an interrupt at INT is generated.

The ADC debounce can be changed by the ADCDbSet bits in the CONTROL3 (0x0E) register to adjust the debounce delay during accessory insertion and removal.

Low-Power Modes

The MAX14616/MAX14616A contain multiple low-power modes. Set the appropriate bits (CPEn, ADCEn, or LowPwr) in the CONTROL2 register (0x0D) to enter lowpower mode.

The CPEn bit controls the charge pump required for proper operation of the analog switches. Set CPEn to 0 to disable the charge pump. CPEn must be set to 1 anytime that a switch is enabled. Do not apply a negative-rail voltage to any switch when the charge pump is disabled. The MAX14616/MAX14616A turn on the charge pump automatically when AccDet = 1 when the switches are configured.

ADCEn controls the internal ADC. Set ADCEn to 0 to disable the ADC. In this mode, the ADC bits in the STATUS1 register are set to '11111,' disabling all interrupt detection.

MAX14616/MAX14616A Micro-USB Interface Circuit Plus Intelligent Li+ Battery Chargers

Any pending interrupts due to a change in ADC value must still be cleared by reading the INT1 register.

Set the LowPwr bit to 1 to enable the ADC low-power mode. The MAX14616 enters the ADC low-power mode only if LowPwr = 1 and UID is not connected. The ADC will exit this mode and resume normal operation if any condition changes on UID.

USB Charger Detection

The MAX14616/MAX14616A detect battery charging sources as defined in USB Battery Charging rev1.1 (USB BC1.1) and are also able to detect charger types typically used by Apple devices. The MAX14616/MAX14616A also feature optional Data Contact Detection (DCD) as defined by USB BC1.2 with a configurable timeout.

The MAX14616/MAX14616A are capable of detecting multiple USB battery charging methods include Standard Downstream Ports (SDP), Charging Downstream Ports (CDP), Dedicated Charging Ports (DCP), Apple 500mA, 1000mA, and 2000mA chargers, and special charger (bias on D+/D-). Connecting a valid VBUS voltage to VB when ChgDetEn = 1 in the CDETCTRL1 register (0x0A) will enable automatic charger detection mode or set the ChgTypMan bit in the CDETCTRL1 register to 1 to force a manual charge detection. After the VB detection debounce delay, the MAX14616 opens the COMN1 and COMP2 (USB D- and D+) switches and initializes the internal state machine to detect the type of charging source connected. While in charger detection mode, checking for battery chargers in the following order:

- 1) Either VBUS rises above the VB detect threshold or ChgTypMan = 1. COMN1 and COMP2 switches are opened.
- 2) DCD (Data Contact Detection). The MAX14616/ MAX14616A verify that the USB cable is fully inserted.
- 3) Apple charger detection, special charger detection, (including 5V bias on D+/D- (MAX14616A only)) and Dedicated Charging Ports (DCP) detection [\(Figure 4](#page-37-0)).
- 4) Standard Downstream Ports (SDP) and Charging Downstream Ports (CDP) detection.
- 5) In standard operating mode, AccDet = 0. COMN1 and COMP2 switches are returned to their previous state.

The ChgDetRun bit in the STATUS2 register (0x05) is 1 while the state machine is running. The output of the state machine is indicated by the ChgTyp bits in the STATUS2 register once the detection algorithm has been completed.

Figure 4. USB Dedicated Charger Detection Timing

BAT Battery Charger

The MAX14616/MAX14616A use voltage, current, and thermal control loops to charge a single Li+ cell and to protect the battery [\(Figure 5\)](#page-38-0). Set the MBCHOSTEN bit in the CHGCTRL2 register (0x10) to enable the MAX14616 battery charger [\(Table 1](#page-31-0)).

Precharge Qualification

The MAX14616/MAX14616A feature precharge qualification for batteries with a cell voltage less than 2.5V (typ). When a battery with a cell voltage less than VPRECHG is connected to the MAX14616/MAX14616A, the device charges the battery with a precharge current (I_{PRECHG}) of 90mA (typ). The prequalification state is complete when $V_{BAT} \geq V_{PRECHG}$.

Set the VCHGR_RC bit in the CHGCTRL2 register (0x10) to disable fast-charge mode and to continue to charge a battery with $V_{BAT} \geq V_{PRECHG}$ with the precharge current.

Soft-Start

The MAX14616/MAX14616A feature a soft-start when entering fast-charge mode to reduce inrush current on the input supply. After the prequalification state is complete $(V_{BAT} \ge V_{PRECHG})$, charging current ramps up in 1.2ms (typ) to the full charging current, I_{BAT} .

Figure 5. Battery Charger State Machine

Normal Battery Charging

When a battery ($V_{BAT} \geq V_{PRECHG}$) is connected and the VCHGR_RC bit in the CHGCTRL2 register (0x10) is 1, the MAX14616/MAX14616A enter the fast-charge state and charge the battery with a charge current, I_{BAT} . Set the MBCICHWRCL bit and the MBCICHWRCH bits in the CHGCTRL4 register (0x12) to set the fast I_{BAT} current from 90mA to 950mA. Charge current is reduced as the battery voltage approaches the battery regulation threshold, and the MAX14616/MAX14616A charger enters constant voltage regulation mode to maintain the battery at full charge. Set the MBCCVWRC bits in the CHGCTRL3 register (0x11) to set the battery regulation threshold.

The EOCI interrupt in the INT3 register (0x03) is set and INT asserts when the charge current falls below the battery end-of-charge threshold, indicating that the battery is fully charged. Set the end-of-charge threshold current by setting the EOCS bits in the CHGCTRL5 register (0x13). Note that the EOCI interrupt is set but INT does not assert if the battery charger enable interrupt mask bit (EOCM) in the INTMASK3 register (0x09) is set to 0.

When the battery is fully charged, depends on the AUTOSTOP setting, (AUTOSTOP = 0) the charger does not stop and an I2C write to MBCHOSTEN is required to turn it off or (AUTOSTOP = 1) charging continues until the 30-minute (typ) top-off timer expires and then charging automatically stops. During the 30-minute top-off time, the MAX14616/MAX14616A continue to trickle charge the battery until the top-off timer runs out.

The MAX14616/MAX14616A continue to monitor the battery voltage at BAT and restarts the fast-charge battery mode if V_{BAT} falls 150mV (typ) below the battery regulation threshold for at least 62ms (typ).

Fast-Charge Timer

Set the TCHW bits in the CHGCTRL1 register (0x0F) to set the maximum time the charger will operate in fastcharge mode. The MAX14616/MAX14616A terminate fast-charge mode when the fast-charge timer has elapsed regardless of the V_{BAT} voltage. Set the TCHW bits to '111' to disable the fast-charge timer.

Thermal Regulation

The MAX14616/MAX14616A feature thermal regulation to limit the die temperature to 105°C (typ) during charging, allowing a higher charge current without risking damage to the device. When the MAX14616/MAX14616A temperature exceeds the thermal regulation limit, internal circuitry reduces the charge current, allowing the die to cool and protecting it from overheating.

Battery Charger Status LED Driver

The MAX14616/MAX14616A have a LED open-drain output that indicates the status of the battery charger ([Table 4\)](#page-39-0). After the fast charge, the MAX14616 and the MAX14616A have a different LED off operation. See [Figure 5.](#page-38-0) The LED driver can be manually controlled by the BTLDSet control bits in CONTROL3 register (0x0E).

Battery Presence Detection

The MAX14616/MAX14616A feature battery presence detector. THM is connected to the pulldown resistor on the battery pack and a pullup resistor to SFOUT. The battery presence signal is used to control the LED indicator. The output of battery presence detector (BatDet) can be read in the STATUS3 register (0x06).

If no battery is present (BatDet = 00), the battery charger is disabled [\(Table 1\)](#page-31-0).

Table 4. LED Output with Battery Charger Status

X = Don't Care

**Blink rate = 1Hz, 50% duty cycle*

***Either MBCHOSTEN = 0 or (AUTOSTOP = 1 and 30-minute top-off timer expired)*

I2**C Serial Interface**

Serial Addressing

The MAX14616/MAX14616A operate as a slave devices that sends and receives data through an I2C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX14616/MAX14616A and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START

condition sent by a master, followed by the MAX14616/ MAX14616A 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition ([Figure 1](#page-11-0)).

Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high ([Figure 6\)](#page-40-0). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Bit Transfer

One data bit is transferred during each clock pulse ([Figure 7\)](#page-40-1). The data on SDA must remain stable while SCL is high.

Figure 6. Start and Stop Conditions

Figure 7. Bit Transfer

Acknowledge

The acknowledge bit is a clocked 9th bit ([Figure 8](#page-41-0)), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires nine bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14616/MAX14616A, the master generates the acknowledge bit because the MAX14616/MAX14616A are recipients. When the MAX14616/MAX14616A are transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Slave Address

The MAX14616/MAX14616A have a 7-bit long slave address. The bit following a 7-bit slave address is the $R\overline{W}$ bit, which is low for a write command and high for a read command. The slave address for the MAX14616/ MAX14616A have 01001011 for read commands and 01001010 for write commands [\(Figure 9\)](#page-41-1).

Bus Reset

The MAX14616/MAX14616A reset the bus with the I2C start condition for reads. When the $R\overline{W}$ bit is set to 1, the MAX14616/MAX14616A transmit data to the master, thus the master is reading from the devices.

Figure 8. Acknowledge

Figure 9. Slave Address

Format for Writing

A write to the MAX14616/MAX14616A comprise the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the MAX14616/MAX14616A are to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, then the MAX14616/ MAX14616A take no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address and subsequent data bytes go into subsequent registers ([Figure 10](#page-42-0)). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses auto-increments ([Figure 11](#page-42-1)).

Format for Reading

The MAX14616/MAX14616A are read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer auto-increments after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write [\(Figure 12](#page-43-0)). The master can now read consecutive bytes from the MAX14616/ MAX14616A, with the first data byte being read from the register addressed pointed by the previously written register address [\(Figure 13\)](#page-43-1). Once the master sounds a NACK, the MAX14616/MAX14616A stop sending valid data.

Figure 10. Format for I2C Write

Figure 11. Format for Writing to Multiple Registers

Figure 12. Format for Reads (Repeated Start)

Figure 13. Format for Reading Multiple Registers

Applications Information

Hi-Speed USB

Hi-Speed USB requires careful PCB layout with 45Ω single-ended/90Ω differential controlled-impedance matched traces of equal lengths.

Power-Supply Bypassing

Bypass BAT to GND with a 2.2µF ceramic capacitor. Bypass V_{1O} to GND with a 0.1µF ceramic capacitor. Bypass VB to GND with a 1µF ceramic capacitor. Place all bypass capacitors as close as possible to the supply pins.

Choosing I2C Pullup Resistors

I2C requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I2C specifies 300ns rise times to go from low to high (30% to 70%) for fast mode, which is defined for a clock frequency up to 400kHz (See the I2C specifications for details).

In order to meet the rise time requirement, choose pullup resistors such that the rise time $t_R = 0.85$ x R_{PULLUP} x

 $C_{\rm BUS}$ < 300ns. If the transition time becomes too slow, the setup and hold times may not be met and waveforms may not be recognized.

PCB Layout

The MAX14616/MAX14616A dissipate a large amount of heat during battery charging from the internal battery charger. Proper PCB layout is critical to remove the heat from the die. As most of the heat is dissipated from the VB and BAT balls, connect these balls to large copper planes on the PCB. At least 2.5mm x 2.5mm of copper must be used for each VB and BAT ([Figure 14](#page-44-0)).

Figure 14. Recommended PCB Layout for BAT and VB

Extended ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to ±2kV (Human Body Model) encountered during handling and assembly. COMN1, COMP2, and UID are further protected against ESD up to ±15kV (HBM), ±10kV (Air Gap Discharge method described in IEC 61000-4-2) and ±7kV (Contact Discharge Method described in IEC 61000-4-2) without damage. The VB input withstands up to ±15kV (HBM) if bypassed with a 1µF ceramic capacitor close to the pin.

The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14616 continues to function without latchup.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

R_C **RD** 1MΩ $1.5\overline{k}$ Ω WV VΛ DISCHARGE CHARGE-CURRENT-LIMIT RESISTOR **RESISTANCE** HIGH-DEVICE **C_S STORAGE** VOLTAGE UNDER 100pF DC CAPACITOR **TEST** SOURCE

Figure 15. Human Body ESD Test Model

Figure 16. Human Body Current Waveform

[Figure 15](#page-45-0) shows the Human Body Model, and [Figure 16](#page-45-1) shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a 1.5kΩ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000- 4-2 because series resistance is lower in the IEC 61000- 4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. [Figure 17](#page-45-2) shows the IEC 61000-4-2 model, and [Figure 18](#page-45-3) shows the current waveform for the IEC 61000-4-2 ESD Contact Discharge test.

Figure 17. IEC 61000-4-2 ESD Test Model

Figure 18. IEC 61000-4-2 ESD Generator Current Waveform

Ordering Information

+Denotes lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*