









bq24314A

SLUS811A - NOVEMBER 2008 - REVISED JUNE 2015

bg24314A Overvoltage and Overcurrent Protection IC and Li+ Charger Front-End Protection IC

Features 1

- Provides Protection for Three Variables:
 - Input Overvoltage, With Rapid Response in < 1 µs
 - User-Programmable Overcurrent With Current Limiting
 - Battery Overvoltage
- Maximum Input Voltage of 30 V
- Supports up to 1.5-A Input Current
- Robust Against False Triggering Due to Current Transients
- Thermal Shutdown
- Enable Input
- Status Indication Fault Condition
- Available in Space-Saving Small 8 Lead 2 × 2 WSON

Applications 2

- Mobile Phones and Smart Phones
- PDAs
- MP3 Players
- Low-Power Handheld Devices
- Bluetooth[™] Headsets

Simplified Schematic 4

3 Description

Tools &

Software


The bg24314A device is a highly integrated circuit (IC) designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable.

The device can be controlled by a processor and also provides status information about fault conditions to the host.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24314A	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Footuroo

2

Table of Contents

9

11

12.2 12.3

12.4

геа								
Арр	lications1							
Des	cription 1							
Simplified Schematic1								
Revision History 2								
	Configuration and Functions 3							
Spe	cifications 4							
7.1	Absolute Maximum Ratings 4							
7.2	ESD Ratings 4							
7.3	Recommended Operating Conditions 4							
7.4	Thermal Information 4							
7.5	Electrical Characteristics 5							
7.6	Typical Characteristics 6							
Deta	ailed Description 8							
8.1	Overview 8							
8.2	Functional Block Diagram 8							
	App Des Sim Rev Pin Spe 7.1 7.2 7.3 7.4 7.5 7.6 Deta 8.1							

5 Revision History

Changes from Original (November 2008) to F

Revision A	
------------	--

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed SON to WSON throughout document	1
•	Changed R _{ILIM} from 25k to 24.9k throughout document	5
•	Changed A Ω to Ak Ω	5
•	Moved Figures 2 through 11 from Typical Characteristics to Application Curves section 1	15

EXAS ISTRUMENTS

8.4 Device Functional Modes..... 10 Application and Implementation 12

9.1 Application Information..... 12 10 Power Supply Recommendations 17

11.1 Layout Guidelines 17 11.2 Layout Example 17 12 Device and Documentation Support 18 12.1 Community Resources...... 18 Trademarks 18

Electrostatic Discharge Caution 18

Information 18

13 Mechanical, Packaging, and Orderable


www.ti.com

Page



bq24314A SLUS811A – NOVEMBER 2008 – REVISED JUNE 2015

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
CE	5	I	Chip enable input. Active low. When \overline{CE} = High, the input FET is off. Internally pulled down.	
FAULT	4	0	Open-drain output, device status. FAULT = Low indicates that the input FET Q1 has been turned off due to input overvoltage, input overcurrent, battery overvoltage, or thermal shutdown.	
ILIM	7	I/O	Input overcurrent threshold programming. Connect a resistor to VSS to set the overcurrent threshold.	
IN	1	I	Input power, connect to external DC supply. Connect external 1 μF ceramic capacitor (minimum) to $V_{SS}.$	
NC	3	—	These pins may have internal circuits used for test purposes. Do not make any external connections at these pins for normal operation.	
OUT	8	Ο	Output terminal to the charging system. Connect external 1 μF ceramic capacitor (minimum) to $V_{SS}.$	
VBAT	6	I	Battery voltage sense input. Connect to pack positive terminal through a resistor.	
VSS	2	—	Ground terminal	
Thermal PAD		_	There is an internal electrical connection between the exposed thermal pad and the V _{SS} pin of the device. The thermal pad must be connected to the same potential as the V _{SS} pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. The VSS pin must be connected to ground at all times.	

Specifications 7

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V ₁		IN (with respect to VSS)		30	
	Input voltage	OUT (with respect to VSS)	-0.3	12	V
		ILIM, FAULT, CE, VBAT (with respect to VSS)	-0.3	7	
li -	Input current	IN		2	А
I _O	Output current	OUT		2	А
	Output sink current	FAULT		15	mA
TJ	Junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatio discharge	Human-body model (HBM), per ANSI/	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-00)1 ⁽¹⁾	±2000	
	Electrostatic	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±500	V
	discharge	Scharge IN(IEC 61000-4-2) ⁽³⁾	±15000	v	
			Contact	±8000	

(1)JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

With IN bypassed to the VSS with a 1-µF low-ESR ceramic capacitor

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage range	3	30	V
I _{IN}	Input current, IN pin		1.5	А
I _{OUT}	Output current, OUT pin		1.5	А
R _{ILIM}	OCP Programming resistor	15	90	kΩ
TJ	Junction temperature	-40	125	°C

7.4 Thermal Information

		bq24314A	
	THERMAL METRIC ⁽¹⁾	DSG (WSON)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	64	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	84.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	34.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

over junction temperature range -40°C to +125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN		· · · · · · · · · · · · · · · · · · ·				
UVLO	Undervoltage lock-out, input power detected threshold	\overline{CE} = Low, V _{IN} increasing from 0 V to 3 V	2.6	2.7	2.8	V
V _{hys(UVLO)}	Hysteresis on UVLO	\overline{CE} = Low, V _{IN} decreasing from 3 V to 0 V	200	260	300	mV
T _{DGL(PGOOD)}	Deglitch time, input power detected status	\overline{CE} = Low. Time measured from V_{IN} 0 V \rightarrow 5 V 1 μs rise-time, to output turning ON		8		ms
I _{DD}	Operating current	$\label{eq:cell} \overline{CE} = \text{Low, No load on OUT pin,} \\ V_{\text{IN}} = 5 \text{ V, } R_{\text{ILIM}} = 24.9 \text{ k}\Omega$		400	600	μA
I _{STDBY}	Standby current	$\overline{\text{CE}}$ = High, V _{IN} = 5 V		65	95	μA
INPUT TO OL	UTPUT CHARACTERISTICS					
VDO	Drop-out voltage IN to OUT	$\overline{\text{CE}}$ = Low, V _{IN} = 5 V, I _{OUT} = 1 A		170	280	mV
INPUT OVER	VOLTAGE PROTECTION					
V _{OVP}	Input overvoltage protection threshold	\overline{CE} = Low, V _{IN} increasing from 5 V to 7.5 V	5.71	5.85	6.00	V
t _{PD(OVP)}	Input OV propagation delay ⁽¹⁾	CE = Low		200		ns
V _{hys(OVP)}	Hysteresis on OVP	\overline{CE} = Low, V _{IN} decreasing from 7.5 V to 5 V	20	60	110	mV
t _{ON(OVP)}	Recovery time from input overvoltage condition	\overline{CE} = Low, Time measured from V_{IN} 7.5 V \rightarrow 5 V, 1 μs fall-time		8		ms
INPUT OVER	CURRENT PROTECTION					
I _{OCP}	Input overcurrent protection threshold range		300		1500	mA
I _{OCP}	Input overcurrent protection threshold	$\label{eq:cell} \begin{array}{l} \overline{CE} = Low, \ R_{ILIM} = 24.9 \ k\Omega, \\ 3 \ V \leq V_{IN} < V_{OVP} - V_{hys(OVP)} \end{array}$	900	1000	1100	mA
K _{ILIM}	Programmable current limit factor			25		AkΩ
t _{BLANK(OCP)}	Blanking time, input overcurrent detected			176		μs
t _{REC(OCP)}	Recovery time from input overcurrent condition			64		ms
BATTERY O	VERVOLTAGE PROTECTION				·	
BV _{OVP}	Battery overvoltage protection threshold	\overline{CE} = Low, V _{IN} > 4.4 V	4.30	4.35	4.4	V
V _{hys(Bovp)}	Hysteresis on BV _{OVP}	\overline{CE} = Low, V _{IN} > 4.4 V	200	275	320	mV
I _{VBAT}	Input bias current on VBAT pin	V _{BAT} = 4.4 V, T _J = 25°C			10	nA
T _{DGL(Bovp)}	Deglitch time, battery overvoltage detected	$\label{eq:cell} \begin{array}{l} \overline{\text{CE}} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{V}. \text{Time} \\ \text{measured from } \text{V}_{\underline{\text{VBAT}}} \text{rising from} \\ 4.1 \text{V} \text{to} 4.4 \text{V} \text{to} \text{FAULT} \text{going low}. \end{array}$		176		μs
THERMAL PI	ROTECTION				·	
T _{J(OFF)}	Thermal shutdown temperature			140	150	°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
LOGIC LEVE						
V _{IL}	Low-level input voltage		0		0.4	V
V _{IH}	High-level input voltage		1.4			V
IIL	Low-level input current	$V_{CE} = 0 V$			1	μA
I _{IH}	High-level input current	V _{CE} = 1.8 V≥			15	μA
LOGIC LEVE	LS ON FAULT					
V _{OL}	Output low voltage	I _{SINK} = 5 mA			0.2	V
I _{HI-Z}	Leakage current, FAULT pin HI-Z	V _{FAULT} = 5 V			10	μA

(1) Not tested in production. Specified by design.




bq24314A SLUS811A – NOVEMBER 2008 – REVISED JUNE 2015

www.ti.com


7.6 Typical Characteristics

Test conditions (unless otherwise noted) for typical operating performance: $V_{IN} = 5 V$, $C_{IN} = 1 \mu F$, $C_{OUT} = 1 \mu F$, $R_{ILIM} = 24.9 k\Omega$, $R_{BAT} = 100 k\Omega$, $T_A = 25^{\circ}C$, $V_{PU} = 3.3 V$ (see Figure 13 for the *Typical Application Circuit*)





Typical Characteristics (continued)



Test conditions (unless otherwise noted) for typical operating performance: $V_{IN} = 5 V$, $C_{IN} = 1 \mu F$, $C_{OUT} = 1 \mu F$, $R_{ILIM} = 24.9 k\Omega$, $R_{BAT} = 100 k\Omega$, $T_A = 25^{\circ}C$, $V_{PU} = 3.3 V$ (see Figure 13 for the *Typical Application Circuit*)



8 Detailed Description

8.1 Overview

The bq24314A device is a highly integrated circuit designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. If the battery voltage returns to an acceptable value. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable. The device can be controlled by a processor and also provides status information about fault conditions to the host.

8.2 Functional Block Diagram




Figure 9. Simplified Block Diagram

8



8.3 Feature Description

8.3.1 Input Overvoltage Protection

The bq24314A device integrates an input overvoltage protection feature to protect downstream devices from faulty input sources. If the input voltage rises above V_{OVP} , the internal FET Q1 is turned off, removing power from the circuit. As shown in Figure 16 to Figure 17, the response is very rapid, with the FET turning off in less than a microsecond. The FAULT pin is driven low. When the input voltage returns below $V_{OVP} - V_{hys(OVP)}$ (but is still above UVLO), the FET Q1 is turned on again after a deglitch time of $t_{ON(OVP)}$ to ensure that the input supply has stabilized. Figure 18 shows the recovery from input OVP.

8.3.2 Input Overcurrent Protection

The overcurrent threshold is programmed by a resistor R_{ILIM} connected from the ILIM pin to VSS. Figure 4 shows the OCP threshold as a function of R_{ILIM} , and may be approximated by the following equation:

 $I_{\text{OCP}} = 25 \div R_{\text{ILIM}} \text{ (current in A, resistance in } k\Omega),$

where

(1)

• R_{ILIM} must be from between 15 k Ω to 90 k Ω

If the load current tries to exceed the I_{OCP} threshold, the device limits the current for a blanking duration of $t_{BLANK(OCP)}$. If the load current returns to less than I_{OCP} before $t_{BLANK(OCP)}$ times out, the device continues to operate. However, <u>if the</u> overcurrent situation persists for $t_{BLANK(OCP)}$, the FET Q1 is turned off for a duration of $t_{REC(OCP)}$, and the FAULT pin is driven low. The FET is then turned on again after $t_{REC(OCP)}$ and the current is monitored all over again. Each time an OCP fault occurs, an internal counter is incremented. If 15 OCP faults occur in one charge cycle, the FET is turned off permanently. The counter <u>is</u> cleared either by removing and reapplying input power, or by disabling and re-enabling the device with the CE pin. Figure 19 to Figure 21 show what happens in an overcurrent fault.

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is turned off slowly, resulting in a *soft-stop*, as shown in Figure 21.

8.3.3 Battery Overvoltage Protection

The battery overvoltage threshold BV_{OVP} is internally set to 4.35 V. If the battery voltage exceeds the BV_{OVP} threshold, the FET Q1 is turned off, and the FAULT pin is driven low. The FET is turned back on once the battery voltage drops to $BV_{OVP} - V_{hys(Bovp)}$ (see Figure 22 and Figure 23). Each time a battery overvoltage fault occurs, an internal counter is incremented. If 15 such faults occur in one charge cycle, the FET is turned off permanently. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the CE pin. In the case of a battery overvoltage fault, Q1 is switched OFF gradually (see Figure 22).

8.3.4 Thermal Protection

If the junction temperature of the device exceeds $T_{J(OFF)}$, the FET Q1 is turned off, and the FAULT pin is driven low. The FET is turned back on when the junction temperature falls below $T_{J(OFF)} - T_{J(OFF-HYS)}$.

8.3.5 Enable Function

The device has an enable pin which can be used to enable or disable the device. When the \overline{CE} pin is driven high, the internal FET is turned off. When the \overline{CE} pin is low, the FET is turned on if other conditions are safe. The OCP counter and the Bat-OVP counter are both reset when the device is disabled and re-enabled. The \overline{CE} pin has an internal pulldown resistor and can be left floating. Note that the FAULT pin functionality is also disabled when the \overline{CE} pin is high.



Feature Description (continued)

8.3.6 Fault Indication

The FAULT pin is an active-low open-drain output. It is in a high-impedance state when operating conditions are safe, or when the device is disabled by setting CE high. With CE low, the FAULT pin goes low whenever any of these events occurs:

- Input overvoltage
- Input overcurrent
- Battery overvoltage
- IC overtemperature

8.4 Device Functional Modes

8.4.1 OPERATION Mode

The device continuously monitors the input voltage, the input current, and the battery voltage. As long as the input voltage is less than VOVP, the output voltage tracks the input voltage (less the drop caused by RDSON of Q1). During fault conditions, the internal FET is turned off and the output is isolated from the input source.

8.4.2 POWER-DOWN Mode

The device remains in POWER-DOWN mode when the input voltage at the IN pin is below the undervoltage threshold UVLO. The FET Q1 connected between IN and OUT pins is off, and the status output, FAULT, is set to Hi-Z. See Figure 10.

8.4.3 POWER-ON RESET Mode

The device resets when the input voltage at the IN pin exceeds the UVLO threshold. All internal counters and other circuit blocks are reset. The device then waits for duration $t_{DGL(PGOOD)}$ for the input voltage to stabilize. If, after $t_{DGL(PGOOD)}$, the input voltage and battery voltage are safe, FET Q1 is turned ON. The device has a soft-start feature to control the inrush current. The soft-start minimizes the ringing at the input (the ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). Figure 14 shows the power-up behavior of the device. Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, instead it will go into PROTECTION mode and indicate a fault on the FAULT pin, as shown in Figure 15.



Device Functional Modes (continued)




Figure 10. Flow Diagram

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq24314A device protects against overvoltage, overcurrent, and battery overvoltage events that occur due to a faulty adapter or other input sources. If any of these faults occur, the <u>bq24314A</u> device isolates the downstream devices from the input source and alerts the host controller with the FAULT open-drain output.

9.1.1 Powering Accessories

In some applications, the equipment that the protection IC resides in may be required to provide power to an accessory (for example, a cellphone may power a headset or an external memory card) through the same connector pins that are used by the adapter for charging. Figure 11 and Figure 12 illustrate typical charging and accessory-powering scenarios:




Figure 11. Charging - Red Arrows Show Direction of Current Flow




Figure 12. Powering an Accessory - Red Arrows Show Direction of Current Flow


In the second case, when power is being delivered to an accessory, the bq24314A device is required to support current flow from the OUT pin to the IN pin.

If $V_{OUT} > UVLO + 0.7 V$, FET Q1 is turned on, and the reverse current does not flow through the diode but through Q1. Q1 will then remain ON as long as $V_{OUT} > UVLO - V_{hys(UVLO)} + R_{DS(on)} \times I_{ACCESSORY}$. Within this voltage range, the reverse current capability is the same as the forward capability, 1.5 A. It should be noted that there is no overcurrent protection in this direction.



9.2 Typical Application

The typical values for an application are V_{OVP} = 6.8 V, I_{OCP} = 1000 mA, and BV_{OVP} = 4.35 V.



Terminal numbers shown are for the 2 × 2 DSG package.

Figure 13. Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Supply Voltage	5 V
INILIM	1 A

9.2.2 Detailed Design Procedure

9.2.2.1 Selection of R_{BAT}

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the device, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30 V, and applying 30 V to the battery in case of the failure of the bq24314A device can be hazardous. Connecting the VBAT pin through R_{BAT} prevents a large current from flowing into the battery in case of a failure of the device. In the interests of safety, R_{BAT} should have a very high value. The problem with a large R_{BAT} is that the voltage drop across this resistor because of the VBAT bias current I_{VBAT} causes an error in the BV_{OVP} threshold. This error is over and above the tolerance on the nominal 4.35 V BV_{OVP} threshold.

Choosing R_{BAT} in the range from 100 k Ω to 470 k Ω is a good compromise. In the case of a device failure, with R_{BAT} equal to 100 k Ω , the maximum current flowing into the battery would be (30 V - 3 V) ÷ 100 k Ω = 246 µA, which is low enough to be absorbed by the bias currents of the system components. R_{BAT} equal to 100 k Ω would result in a worst-case voltage drop of $R_{BAT} \times I_{VBAT} = 1$ mV. This is negligible to compared to the internal tolerance of 50 mV on BV_{OVP} threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.



9.2.2.2 Selection of R_{CE}, R_{FAULT}, and R_{PU}

The \overline{CE} pin can be used to enable and disable the IC. If host control is not required, the \overline{CE} pin can be tied to ground or left unconnected, permanently enabling the device.

In applications where external control is required, the \overline{CE} pin can be controlled by a host processor. As in the case of the VBAT pin (see above), the \overline{CE} pin should be connected to the host GPIO pin through as large a resistor as possible. The limitation on the resistor value is that the minimum V_{OH} of the host GPIO pin less the drop across the resistor should be greater than V_{IH} of the bq24314A device's \overline{CE} pin. The drop across the resistor is given by R_{CE} × I_{IH}.

The FAULT pin is an open-drain output that goes low during OV, OC, battery-OV, and OT events. If the application does not require monitoring of the FAULT pin, it can be left unconnected. But if the FAULT pin has to be monitored, it should be pulled high externally through R_{PU} , and connected to the host through R_{FAULT} . R_{FAULT} prevents damage to the host controller if the bq24314A device fails (see above). The resistors should be of high value, in practice values between 22 k Ω and 100 k Ω should be sufficient.


9.2.2.3 Selection of Input and Output Bypass Capacitors

The input capacitor C_{IN} in Figure 13 is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up. C_{IN} prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least 1µF be used at the input of the device. It should be located in close proximity to the IN pin.

 C_{OUT} in Figure 13 is also important: If a very fast (< 1 µs rise time) overvoltage transient occurs at the input, the current that charges C_{OUT} causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection. C_{OUT} should also be a ceramic capacitor of at least 1µF, located close to the OUT pin. C_{OUT} also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.




9.2.3 Application Curves





bq24314A SLUS811A-NOVEMBER 2008-REVISED JUNE 2015

www.ti.com





10 Power Supply Recommendations

The intention is for the bq24314A device to operate with 5-V adapters with a maximum current rating of 1.5 A. The device operates from sources from 3 V to 5.7 V. Outside of this range, the output is disconnected due to either UVLO or the OVP function.

11 Layout

11.1 Layout Guidelines

- This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages. Potentially, high voltages may be applied to this device. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for high voltages. See Figure 24.
- The device uses WSON packages with a thermal pad. For good thermal performance, the thermal pad must be thermally coupled with the PCB ground plane (GND). This requires a copper pad directly under the device. This copper pad must be connected to the ground plane with an array of thermal vias.
- Ensure that external C_{IN} and C_{OUT} are located close to the device. Other external components like R_{ILIM} and R_{BAT} must also be located close to the device. See Figure 13 for additional information.

11.2 Layout Example




Figure 24. Layout Example



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,				-		(6)			ζ, γ	
BQ24314ADSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	CGG	Samples
BQ24314ADSGRG4	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CGG	Samples
BQ24314ADSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	CGG	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24314ADSGR	WSON	DSG	8	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
BQ24314ADSGT	WSON	DSG	8	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

17-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24314ADSGR	WSON	DSG	8	3000	205.0	200.0	33.0
BQ24314ADSGT	WSON	DSG	8	250	205.0	200.0	33.0

DSG 8


2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated