3.3 V 1:2 AnyLevel™ Input to LVDS Fanout Buffer / Translator

The NB4N11S is a differential 1:2 Clock or Data Receiver and will accept AnyLevelTM input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to LVDS and two identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N11S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The NB4N11S has a wide input common mode range from GND + 50 mV to V_{CC} – 50 mV. Combined with the 50 Ω internal termination resistors at the inputs, the NB4N11S is ideal for translating a variety of differential or single–ended Clock or Data signals to 350 mV typical LVDS output levels.

The NB4N11S is functionally equivalent to the EP11, LVEP11, SG11 or 7L11M devices and is offered in a small 3 mm X 3 mm 16–QFN package. Application notes, models, and support documentation are available at www.onsemi.com.

Features

- Maximum Input Clock Frequency > 2.0 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- 1 ps Maximum of RMS Clock Jitter
- Typically 10 ps of Data Dependent Jitter
- 380 ps Typical Propagation Delay
- 120 ps Typical Rise and Fall Times
- Functionally Compatible with Existing 3.3 V LVEL, LVEP, EP, and SG Devices




Figure 2. Typical Output Waveform at 2.488 Gb/s with PRBS 2^{23-1} (V_{INPP} = 400 mV; Input Signal DDJ = 14 ps)




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



QFN-16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot
 Y = Year
 W = Work Week

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 3. NB4N11S Pinout, 16-pin QFN (Top View)

Table 1. PIN DESCRIPTION

| Pin | Name | I/O | Description | | | | |
|-----|---------------------|-------------------------------------|---|--|--|--|--|
| 1 | Q0 | LVDS Output | Non–inverted D output. Typically loaded with 100 Ω receiver termination resistor across differential pair. | | | | |
| 2 | Q0 | LVDS Output | Inverted D output. Typically loaded with 100 Ω receiver termination resistor across differential pair. | | | | |
| 3 | Q1 | LVDS Output | Non–inverted D output. Typically loaded with 100 Ω receiver termination resistor across differential pair. | | | | |
| 4 | Q1 | LVDS Output | Inverted D output. Typically loaded with 100 Ω receiver termination resistor across differential pair. | | | | |
| 5 | V _{CC} | - | Positive Supply Voltage. | | | | |
| 6 | NC | | No Connect. | | | | |
| 7 | V _{EE} | | Negative Supply Voltage. | | | | |
| 8 | V _{EE} | | Negative Supply Voltage. | | | | |
| 9 | $\overline{V_{TD}}$ | - | Internal 50 Ω termination pin for $\overline{\mathbb{D}}$. | | | | |
| 10 | D | LVPECL, CML, LVDS, LVCMOS, LVTTL | Inverted Differential Clock/Data Input (Note 1). | | | | |
| 11 | D | LVPECL, CML, LVDS, LVCMOS, LVTTL | Non-inverted Differential Clock/Data Input (Note 1). | | | | |
| 12 | V _{TD} | - | Internal 50 Ω termination pin for \overline{D} . | | | | |
| 13 | V _{CC} | - | Positive Supply Voltage. | | | | |
| 14 | V _{CC} | - | Positive Supply Voltage. | | | | |
| 15 | V _{CC} | _ | Positive Supply Voltage. | | | | |
| 16 | V _{CC} | - | Positive Supply Voltage. | | | | |
| EP | | | Exposed pad. The exposed pad (EP) on the package bottom must be attached to a heat–sinking conduit. The exposed pad may only be electrically connected to V _{EE} . | | | | |

^{1.} In the differential configuration when the input termination pins(VTD0/VTD0, VTD1/ VTD1) are connected to a common termination voltage or left open, and if no signal is applied on D0/D0, D1/D1 input, then the device will be susceptible to self–oscillation.

Table 2. ATTRIBUTES

| Charac | Value | | | | | |
|--|-----------------------------|--|--|--|--|--|
| Moisture Sensitivity (Note 2) | Level 1 | | | | | |
| Flammability Rating | UL 94 V-0 @ 0.125 in | | | | | |
| ESD Protection | > 2 kV > 200 V > 1 kV | | | | | |
| Transistor Count | 225 | | | | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | | | | |

^{2.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit | |
|------------------|---|----------------------------------|--------------------------|--------------|------|--|
| V _{CC} | Positive Power Supply | GND = 0 V | | 3.8 | V | |
| V _{IN} | Positive Input | GND = 0 V | $V_{IN} \leq V_{CC}$ | 3.8 | V | |
| I _{IN} | Input Current Through R _T (50 Ω Resistor) | Static Surge | 35 70 | mA mA | | |
| losc | Output Short Circuit Current Line-to-Line (Q to $\overline{\mathbb{Q}}$) Line-to-End (Q or $\overline{\mathbb{Q}}$ to GND) | Q or Q to GND Q to Q | Continuous Continuous | 12 24 | mA | |
| T _A | Operating Temperature Range | QFN-16 | | -40 to +85 | °C | |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C | |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) (Note 3) | 0 lfpm 500 lfpm | QFN-16 QFN-16 | 41.6 35.2 | °C/W | |
| θ JC | Thermal Resistance (Junction-to-Case) | 1S2P (Note 3) | QFN-16 | 4.0 | °C/W | |
| T _{sol} | Wave Solder Pb Pb-Free | <3 Sec @ 248°C <3 Sec @ 260°C | | 265 265 | °C | |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, CLOCK INPUTS, LVDS OUTPUTS V_{CC} = 3.0 V to 3.6 V, GND = 0 V, T_A = -40°C to +85°C

| Symbol | Characteristic | Min | Тур | Max | Unit |
|------------------|---|-----------------------|-----------------------|-----------------------|------|
| I _{CC} | Power Supply Current (Note 8) | | 35 | 50 | mA |
| DIFFERE | NTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 11, 12, 16, and 18) | - 1 | • | | • |
| V_{th} | Input Threshold Reference Voltage Range (Note 7) GND +100 | | | V _{CC} – 100 | mV |
| V _{IH} | Single-ended Input HIGH Voltage | V _{th} + 100 | V _{th} + 100 | | mV |
| V _{IL} | Single-ended Input LOW Voltage | GND | | V _{th} – 100 | mV |
| DIFFERE | INTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7, 8, 9, 10, 17, and 19) | | | | |
| V_{IHD} | Differential Input HIGH Voltage | | | V _{CC} | mV |
| V_{ILD} | Differential Input LOW Voltage | | | V _{CC} – 100 | mV |
| V_{CMR} | Input Common Mode Range (Differential Configuration) | GND + 50 | | V _{CC} - 50 | mV |
| V_{ID} | Differential Input Voltage (V _{IHD} – V _{ILD}) | 100 | | V _{CC} | mV |
| R _{TIN} | Internal Input Termination Resistor | | 50 | 60 | Ω |
| LVDS OL | JTPUTS (Note 4) | | | | |
| V _{OD} | Differential Output Voltage | 250 | | 450 | mV |
| ΔV_{OD} | Change in Magnitude of V _{OD} for Complimentary Output States (Note 9) | 0 | 1 | 25 | mV |
| Vos | Offset Voltage (Figure 15) | | | 1375 | mV |
| ΔV_{OS} | Change in Magnitude of V _{OS} for Complimentary Output States (Note 9) | 0 | 1 | 25 | mV |
| V _{OH} | Output HIGH Voltage (Note 5) | | 1425 | 1600 | mV |
| V _{OL} | Output LOW Voltage (Note 6) | 900 | 1075 | | mV |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. LVDS outputs require 100 Ω receiver termination resistor between differential pair. See Figure 14.

- V_{OH}max = V_{OS}max + ½ V_{OD}max.
 V_{OL}max = V_{OS}min ½ V_{OD}max.
 V_{th} is applied to the complementary input when operating in single-ended mode.
- 8. Input termination pins open, D/D at the DC level within V_{CMR} and output pins loaded with $R_L = 100 \Omega$ across differential.
- 9. Parameter guaranteed by design verification not tested in production.

Table 5. AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V, GND = 0 V; (Note 10)

| | | | -40°C | | 25°C | | | 85°C | | | |
|--|--|-------------------|----------------------------|--------------------------|-------------------|----------------------------|--------------------------|-------------------|----------------------------|--------------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| V _{OUTPP} | Output Voltage Amplitude (@ $V_{INPPmin}$) $f_{in} \le 1.0$ GHz (Figure 4) $f_{in} = 1.5$ GHz $f_{in} = 2.0$ GHz | 220 200 170 | 350 300 270 | | 250 200 170 | 350 300 270 | | 250 200 170 | 350 300 270 | | mV |
| f _{DATA} | Maximum Operating Data Rate | | 2.5 | | 1.5 | 2.5 | | 1.5 | 2.5 | | Gb/s |
| t _{PLH} , t _{PHL} | Differential Input to Differential Output Propagation Delay | 270 | 370 | 470 | 270 | 370 | 470 | 270 | 370 | 470 | ps |
| t _{SKEW} | Duty Cycle Skew (Note 11) Within Device Skew (Note 16) Device-to-Device Skew (Note 15) | | 8 5 30 | 45 25 100 | | 8 5 30 | 45 25 100 | | 8 5 30 | 45 25 100 | ps |
| ^t JITTER | RMS Random Clock Jitter (Note 13) $ \begin{aligned} &f_{in} = 1.0 \text{ GHz} \\ &f_{in} = 1.5 \text{ GHz} \end{aligned} $ Deterministic Jitter (Note 14) $ \begin{aligned} &f_{DATA} = 622 \text{ Mb/s} \\ &f_{DATA} = 1.5 \text{ Gb/s} \\ &f_{DATA} = 2.488 \text{ Gb/s} \end{aligned} $ | | 0.5 0.5 6 7 10 | 1 1 20 20 | | 0.5 0.5 6 7 10 | 1 1 20 20 | | 0.5 0.5 6 7 10 | 1 1 20 20 | ps |
| V _{INPP} | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 12) | 100 | | V _{CC} - GND | 100 | | V _{CC} - GND | 100 | | V _{CC} - GND | mV |
| t _r t _f | Output Rise/Fall Times @ 250 MHz Q, Q (20% – 80%) | | 120 | 170 | 70 | 120 | 170 | 70 | 120 | 170 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

^{16.} The worst case condition between $Q0/\overline{Q0}$ and $Q1/\overline{Q1}$ from either $D0/\overline{D0}$ or $D1/\overline{D1}$, when both outputs have the same transition.




Figure 4. Output Voltage Amplitude (V_{OUTPP}) versus Input Clock Frequency (f_{in}) and Temperature (@ V_{CC} = 3.3 V)

^{10.} Measured by forcing V_{INPPmin} with 50% duty cycle clock source and V_{CC} – 1400 mV offset. All loading with an external R_L = 100 Ω across "D" and "D" of the receiver. Input edge rates 150 ps (20%–80%).

^{11.} See Figure 13 differential measurement of $t_{skew} = |t_{PLH} - t_{PHL}|$ for a nominal 50% differential clock input waveform @ 250 MHz.

^{12.} Input voltage swing is a single-ended measurement operating in differential mode.

^{13.} RMS jitter with 50% Duty Cycle clock signal at 750 MHz.

^{14.} Deterministic jitter with input NRZ data at PRBS 2²³–1 and K28.5.

^{15.} Skew is measured between outputs under identical transition @ 250 MHz.




Figure 5. Typical Output Waveform at 2.488 Gb/s with PRBS 2^{23-1} and OC48 mask ($V_{INPP}=100$ mV; Input Signal DDJ = 14 ps)




Figure 6. Input Structure




Figure 7. LVPECL Interface




Figure 8. LVDS Interface




Figure 9. Standard 50 Ω Load CML Interface




Figure 10. HSTL Interface




Figure 11. LVCMOS Interface




Figure 12. LVTTL Interface

*R_{TIN}, Internal Input Termination Resistor.




Figure 13. AC Reference Measurement




Figure 14. Typical LVDS Termination for Output Driver and Device Evaluation




Figure 15. LVDS Output




Figure 16. Differential Input Driven Single-Ended




Figure 17. Differential Inputs Driven Differentially




Figure 18. V_{th} Diagram





Figure 19. V_{CMR} Diagram

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|-------------------------------|-----------------------|
| NB4N11SMNG | QFN-16, 3 X 3 mm (Pb-Free) | 123 Units / Rail |
| NB4N11SMNR2G | QFN-16, 3 X 3 mm (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.